

## PROGRAMMABLE CONTROLLER <br> 



# Programmable Controller Option Card type A7BDE-A3N-PT32S3 

※The manual number is given on the bottom left of the back cover.

| Print Date | ${ }^{\times}$Manual Number | Revision |
| :---: | :---: | :---: |
| Jun., 1990 | IB (NA) 66253-A | First edition |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

Thank you for selecting the A7BDE-A3N-PT32S3 A3-CPU Programmable Controller option card. Please read this manual carefully so that the equipment may be used to its optimum. A copy of this manual should be forwarded to the end user.

Users are asked to read the "Software Grant Agreement" before operating the A7BDE-A3NPT32S3 option card.

MICROSOFT ${ }^{\circledR}$, MS-DOS ${ }^{\circledR}$ are the registered trademark of the Microsoft corporation. $\mathrm{IBM}^{\circledR}, \mathrm{PC}-\mathrm{AT}^{\mathbb{}^{\prime}}, \mathrm{PC}-$ DOS $^{\circledR}$ are the registered trademarks of International Business Machines Corporation.

## CONTENTS

1. INTRODUCTION ..... 1-1~1-5
1.1 Features ..... 1-2
1.2 General System Precautions ..... 1-4
1.3 Hardware Restrictions ..... 1-4
1.4 Software ..... 1-4
2. SYSTEM CONFIGURATION ..... 2-1~2-7
2.1 Overall System Configuration ..... 2-1
2.2 MELSECNET Configuration ..... 2-3
2.3 Installation Configuration ..... 2-5
2.4 Communication Channel Configuration ..... 2-6
2.5 Input/Output System Configuration ..... 2-7
3. SPECIFICATIONS ..... 3-1~3-18
3.1 General Specifications ..... 3-1
3.2 Performance Specifications ..... 3-2
3.3 MELSECNET A7LU1EP21/R21 Communication Specifications ..... 3-4
3.4 MELSECNET/MINI-S3 A7BDE-A3N-PT32S3A Communication Specifications ..... 3-5
3.5 System Software Driver Specifications ..... 3-7
3.6 Access Function Table ..... 3-8
3.7 System Equipment Specifications ..... 3-9
4. GENERAL OPERATION ..... 4-1~4-57
4.1 Overview ..... 4-1
4.2 Software Configuration ..... 4-2
4.3 Hardware Configuration and Operation ..... 4-3
4.4 The IFMEM ..... 4-4
4.5 IFMEM I/O ..... 4-4
4.6 IFMEM Access by the Sequence Program ..... 4-5
4.7 IFMEM Access by the PC Application Program ..... 4-6
4.8 The High-Speed-Access Device Memory ..... 4-7
4.9 Data Transfer ..... 4-7
4.10 High Speed Device Memory Operation ..... 4-8
4.11 The A7BDE-A3N-PT32S3A MELSECNET/MINI-S3 Master Station Interface ..... 4-9
4.12 The SCPU ..... 4-11
4.13 SCPU Operation Processing ..... 4-11
4.14 Initial Processing ..... 4-12
4.15 END Processing ..... 4-13
4.16 Timer Processing ..... 4-14
4.17 Counter Processing ..... 4-15
4.18 Watch Dog Timer (WDT) Processing ..... 4-17
4.19 Operation Processing at Instantaneous Power Failure Occurrence ..... 4-19
4.20 RUN, STOP, PAUSE, and STEP-RUN Operation Processing ..... 4-20
4.21 SCPU Self-Diagnosis ..... 4-25
4.22 Self Diagnosis Function Table ..... 4-26
4.23 SCPU Devices ..... 4-28
4.24 SCPU Parameters ..... 4-29
4.25 SCPU Memory Operation ..... 4-31
4.26 SCPU I/O Assignment ..... 4-34
4.27 SCPU Functions ..... 4-36
4.28 CONSTANT SCAN ..... 4-37
4.29 LATCH ..... 4-40
4.30 REMOTE RUN/STOP ..... 4-41
4.31 PAUSE ..... 4-43
4.32 STATUS LATCH ..... 4-46
4.33 SAMPLING TRACE ..... 4-48
4.34 STEP-RUN ..... 4-50
4.35 OFFLINE SWITCH ..... 4-53
4.36 Real Time CLOCK FUNCTION ..... 4-55
5. PRE-OPERATION SETTINGS AND PROCEDURES ..... 5-1 ~5-25
5.1 Handling ..... 5-1
5.2 A7BDE-A3N-PT32S3 Nomenclature ..... 5-2
5.3 A7BDE-A3N-PT32S3A Nomenclature ..... 5-2
5.4 A7BDE-A3N-B.C Nomenclature ..... 5-5
5.5 A7LU1EP21/R21 Nomenclature ..... 5-7
5.6 Pre-Operation Settings and Procedures ..... 5-10
5.7 Pre-Operation Setting Procedure Flow Chart ..... 5-10
5.8 A7BDE-A3N-PT32S3A/B.C and A7LU1EP21/R21 Hardware Settings ..... 5-12
5.9 A7BDE-A3N-PT32S3A MELSECNET/MINI-S3 Mode Setting ..... 5-12
5.10 A7BDE-A3N-PT32S3A MELSECNET/MINI-S3 Line Check Mode ..... 5-13
5.11 A7BDE-A3N-PT32S3A MELSECNET/MINI-S3 Luminous Energy Check Mode ..... 5-14
5.12 A7LU1EP21/R21 Mode and Station Number Setting ..... 5-15
5.13 MELSECNET Self Loop-Back Test ..... 5-16
5.14 A7LU1EP21/R21 Station Number Setting ..... 5-17
5.15 A7BDE-A3N-B.C Board Number and I/O Port Number Setting ..... 5-18
5.16 A7BDE-A3N-B.C Board IRQ Number Setting ..... 5-19
5.17 A7BDE-A3N-B.C ROM/RAM Specification ..... 5-20
5.18 A7BDE-A3N-B.C ROM Installation ..... 5-21
5.19 A7BDE-A3N-B.C Battery Installation ..... 5-23
5.20 Option Card Installation ..... 5-24
5.21 System Software Driver Entry Method ..... 5-25
6. PROGRAMMING ..... $6-1 \sim 6-83$
6.1 Main Library Processes ..... 6-1
6.2 The Software Driver Functions ..... 6-2
6.3 Assembler Interface Specification - OPEN Function ..... 6-3
6.4 Open Processing ..... 6-4
6.5 Assembler Interface Specification - CLOSE Function ..... 6-5
6.6 Close Processing ..... 6-6
6.7 Assembler Interface Specification - RECEIVE Function ..... 6-7
6.8 Receive Processing ..... 6-8
6.9 Assembler Interface Specification - SEND Function ..... 6-9
6.10 Send Processing ..... 6-10
6.11 Assembler Interface Specification - SYNC Function ..... 6-11
6.12 Sync Processing ..... 6-12
6.13 The Access Function Library ..... 6-13
6.14 Include File <nyuserc.h〉 ..... 6-13
6.15 Programming Procedure ..... 6-23
6.16 Access Function Specification and Example Sheets ..... 6-24
6.17 Explanation of Access Function Specification Sheets ..... 6-25
7. TROUBLE SHOOTING ..... $7-1 \sim 7-10$
7.1 Troubleshooting Flow Charts ..... 7-1
7.2 Flow Chart "POWER" LED Off ..... 7-2
7.3 Flow Chart "RUN" LED Off ..... 7-3
7.4 Flow Chart "RUN" LED Flickers ..... 7-4
7.5 Flow Chart Load of Output Module does not Turn ON ..... 7-5
7.6 Malfunction in Program Down Load to PLC ..... 7-6
7.7 Error Code List ..... 7-7
APPENDICES APP-1 ~ APP-86
APPENDIX 1 External Dimensions ..... APP-1
APPENDIX 2 Differences in the A7BDE-A3N-PT32S3 and the A3NCPU ..... APP-3
APPENDIX 3 Driver Start-Up Error Messages ..... APP-6
APPENDIX 4 Function Return Values and Error Codes ..... APP-7
APPENDIX 5 Assembly of MELSECNET/MINI-S3 Twisted Pair Connector ..... APP-10
APPENDIX 6 Special Relays and Registers ..... APP-11
APPENDIX 7 Special Link Relays and Registers ..... APP-20
APPENDIX 8 A-CPU Device Memory Map ..... APP-27
APPENDIX 9 A-CPU Memory Map - User Areas ..... APP-38
APPENDIX 10 Timer/Counter Set Value Step Address ..... APP-53
APPENDIX 11 System Data Table ..... APP-54
APPENDIX 12 Special Function Module Buffer Memory Access ..... APP-55
APPENDIX 13 High Speed Memory Transfer Parameter Table ..... APP-60
APPENDIX 14 Link Parameter and I/O Assignment Argument Table ..... APP-61
APPENDIX 15 Assembler Access Functions Library - Source Code ..... APP-67

## 1. INTRODUCTION

This manual explains the functions, handling, and installation procedure of the A7BDE-A3N-PT32S3 A3-CPU Programmable controller option cards, the accompanying driver software, and Access Function Library.

The A7BDE-A3N-PT32S3 system consists of three option cards. Together they enable an A3N PLC CPU and interfaces with the networks MELSECNET AND MELSECNET/MINI-S3, to be installed in an $\mathrm{IBM}^{\circledR 8} \mathrm{PC}^{(A T}{ }^{(®)}$ or compatible personal computer.

Access to the A7BDE-A3N-PT32S3 by the user's application program is made via a system software driver. To aid the programmer, a sample Access Function Library, compatible with the Microsoft C Compiler and Linker, is provided.

We recommend that the Type ACPU Programming Manual, the Type Data Link System User's Manual, and the MELSECNET/MINIS3 Master Module User's Manual are thoroughly read and understood before attempting to operate the A7BDE-A3N-PT32S3.

### 1.1 Features

The A7BDE-A3N-PT32S3 Access Function Library enables:
(a) Sequence program device monitoring and control
(b) Sequence program read and write
(c) A7BDE-A3N-PT32S3 SCPU Interrupt sequence program initiation
(d) Remote/local station Special Function Module access
(e) A7BDE-A3N-PT32S3 operating status monitor and control
(f) Master/Slave Free data transmission to A7BDE-J71P21/R21 stations

There are three option cards, one of each may be installed in an $I^{18}{ }^{\circledR}$ PC-AT ${ }^{\circledR}$ or compatible personal computer.
(a) The A7BDE-A3N-PT32S3A MELSECNET/MINI-S3 Interface Card

This card allows the installed A3N CPU Programmable Controller to be configured as the master station of a MELSECNET/ MINI network. Its features and operation are the same as the A-PLC rack mounted MELSECNET/MINI master unit, the AJ71PT32. Though installed in a PC, it is regarded by the A3N CPU as occupying the second slot of a rack system, and communication is made via the sequence program TO/FROM instructions and dedicated control I/O. This card can only operate in conjunction with the A7BDE-A3N-B.C and may not be installed in a PC alone.

For further details, please see section 4.11 and the AJ71PT32 Master Module User's Manual.
(b) The A7BDE-A3N-B.C Programmable Controller Option Card This card has three main features: The A3N CPU (referred to as the SCPU), the MCPU, and a High-Speed Device Access Memory.

The SCPU has the same features as the A3N Programmable Controller CPU, with a few exceptions. A general comparison is given in the appendix.

- 1968 Remote I/O Points. An additional 80 I/O points (XYOOXY4F) are reserved by the operating system for communications between the PC and the A7BDE-A3N-PT32S3.
- Main and Sub Programs both a maximum of 30 K steps. ( 60 K Total)
261 Programming instructions (sequence, basic, and application)
Processing speed, averaging 1.0 to 2.3 micro seconds per step.
- Pre-installed RAM, fixed at 64 K Bytes (equivalent to A3NMCA-8 Memory Cassette). May be optionally extended by another 64 K Bytes of ROM.
- RS422 Serial Port, for programming and monitoring by peripheral devices.
- General operation features include constant scan, latch, remote run/stop/pause, status latch, sampling trace, step run, off-line switch, and real time clock

For further details, please see section 4.12.
The IFMEM enables general purpose communication between the PC application program and the SCPU. To the SCPU, it is regarded as a special function unit occupying the first slot of a rack system, with a buffer memory ( 3 K words) and general purpose I/O (11 inputs, 7 outputs). Access is by means of the sequence program TO/FROM instructions, input contacts and output coils. The PC application program may access the same buffer memory, read and write data, and control or monitor the general purpose I/O.

For further details, please see section 4.4.
The High Speed Device Access Memory enables device data to be quickly transferred to and from the PC application program, even during the sequence program scan of the SCPU. Device data to and from the high speed memory and the SCPU is refreshed during the END processing of the SCPU sequence program. Direct access to the SCPU device memory would involve long function processing times, due to the delay in waiting for the end of the SCPU sequence program scan.

For further details, please see section 4.8.
(c) The A7LU1EP21/R21 MELSECNET Interface Card

This card allows the installed A7BDE-A3N-PT32S3 CPU Programmable Controller to be configured as the master station or as a slave station of the network MELSECNET. If configured as the master station, the SCPU may directly control the operation of remote I/O stations. General features and operation are the same as those of a standard MELSECNET A-PLC station. This card only operates in conjunction with the A7BDE-A3NB.C and may not be installed in a PC alone.

### 1.2 General System Precautions

The following points and precautions must be noted when designing A7BDE-A3N-PT32S3 systems.

### 1.3 Hardware Restrictions

(a) An extension base unit cannot be connected to an A7BDE-A3N-PT32S3 option card. All I/O control is performed via stations of MELSECNET, or MELSECNET/MINI-S3.
(b) All general purpose I/O Units may be installed in MELSECNET remote stations, with the exception of the dynamic combined I/O unit, the A42XY.
(c) The following special function modules may not be used in MELSECNET remote I/O stations:

| *A11VC | *AD51(S3) | *AD57(S1) |
| :--- | :--- | :--- |
| *AD58 | *AI61 | *AJ71P21/R21 |
| *AJ71C21(S1) | *AJ71C22 | *AJ71C24(S3) |
| *AJ71PT32 |  |  |

(d) The RAM memory capacity is fixed at 64 k Bytes (equivalent to the A3NMCA-8 Memory Cassette). RAM memory capacity cannot be increased or decreased. However, another 64K Bytes of ROM containing, for example, the SCPU sequence program, may be added by the user.

### 1.4 Software Restrictions

(a) The following utility packages, in conjunction with a peripheral programming device, may be used with the A7BDE-A3NPT32S3:

```
*SWOC-UTLP-FNO
*SWOGHP-UTLPC-FNO
*SW0GHP-UTLP-FD1
*SWO-SAPA
```

(b) The following utility packages may not be used with the A7BDE-A3N-PT32S3:

| $*$ SWOC-UTLP-PID | $*$ SWGHP-UTLPC-PID |
| :--- | :--- |
| *SW0GHP-UTLPC-FN1 |  |
| *SW0-AC57P <br> $*$ SW0GHP-MBASC |  |

## POINT

1. The A7BDE-A3N-PT32S3 option card and system Software Driver are compatible with the following systems:

Computer: $\quad \mathrm{IBM}^{(8)} \mathrm{PC}^{(A T}{ }^{\text {® }}$ (or compatible) Operating system: MS-DOS ${ }^{\circledR}$ Ver. 3.1 or PC-DOS Ver. 3.2
Interface Port: 16-Bit PC/AT Standard 8 MHz Bus Clock Support for 4 Wait States
Operation is not guaranteed when the A7BDE-A3NPT32S3 is installed in a computer, other than that specified above.
2. In this manual: $\mathrm{PC}=$ Personal Computer

PLC = Programmable Logic Controller
3.

| COMPONENT | No. |
| :--- | :---: |
| A7BDE-A3N-PT32S3A MELSECNET/MINI Option Card | 1 |
| A7BDE-A3N-B.C A3-CPU and Memory Option Card | 1 |
| Pair |  |
| ACP2PC A3N-A to A3N-B.C Cable Connector | 1 |
| MELSECNET/MINI Twisted-Pair Connector (DDK 17JE- <br> 2390-02-D8A) | 1 |
| A7LU1EP21/R21 MELSECNET Fiber Optic or Co-Axial inter- <br> face card. | 1 |
| ACP2LU1 A7LU-P21/R21 to A3N-B.C Cable Connector | 1 |
| Software driver <br> Access Function Library <br> Assembler Source Code | SW01M-A3N-3.5 (3.5 INCH) |

4. Disk contents: The same files are included in the 3.5 and 5 inch disks.

MA3N.SYS (A3N MAIN + MNET interrupt drivers)
NYUSERC.H (Driver C Interface Include File)
MMSCL.LIB (Driver C Interface Library - Large)
MMSCS.LIB (Driver C Interface Library - Small)
MMSCL.ASM (Assembler Interface Library - Large)
MMSCS.ASM (Assembler Interface Library - Small) - *1
*1 Source Code of MMSCL.LIB and MMSCS.LIB.

## 2. SYSTEM CONFIGURATION

The following sections give the general configurations of A7BDE-A3N-PT32S3 systems.

### 2.1 Overall System Configuration

The following diagram gives the overall system configuration, with the A7BDE-A3N-PT32S3 installed in an IBM ${ }^{(\mathbb{B}} \mathrm{PC}^{\mathrm{P}} / \mathrm{AT}^{\mathbb{R}}$ or compatible computer.

(1) Configuring a MELSECNET data link requires the A7LU1EP21/R21.
(2) The A7BDE-A3N-PT32S3 and A7LU1EP21/R21 are connected using the ACP2LU1 cable. The ACP2LU1 is provided with the A7LU1EP21/R1.


### 2.2 MELSECNET Configuration

The following diagram shows the A7BDE-A3N-PT32S3 configured as a master or local station of MELSECNET. (Two Tier System)

| SYSTEM CONFIGURATION | REMARKS |
| :---: | :---: |
| A7BDE-A3N-PT32S3 AS the MASTER STATION |  |
|  | (1) When the PC-A7BDE-A3N-PT32S3 is used as a master station it supervises the network, and conducts link parameter settings. <br> (2) A maximum of 64 stations may be connected. <br> (3) Access to remote I/O stations is conducted using the interface driver and Library functions. |
| PC-A7BDE-A3N-PT32S3 AS a LOCAL STATION |  |
|  | (1) A maximum of 64 stations may be connected. |

The following diagram shows the A7BDE-A3N-PT32S3 configurated as a local station of MELSECNET. (Three Tier System)


### 2.2 Installation Configuration

The A7BDE-A3N-PT32S3 Programmable Controller option card is one of a series of three Mitsubishi option cards for use with the $I^{(1)}{ }^{\circledR}$ PC/AT ${ }^{\circledR}$ or compatible computer. The other two option cards are the A7BDE-RS4 Serial Interface Card, and the A7BDEJ71P21/R21 MELSECNET Interface Card. Their general configuration, when installed in a PC/AT ${ }^{6}$, is given below.
PC/AT ${ }^{\text {B }}$


1 Covered by this document

### 2.4 Communication Channel Configuration

The diagram below shows the general communication paths between the three option cards (A7BDE-A3N-PT32S3A/B.C A7LU1EP21/R21) and the application program when installed in the personal computer.

For further information, please see section 4.


### 2.5 Input/Output System Configuration

An extension base unit cannot be connected to the SCPU. Therefore to use I/O modules and special function modules requires a remote I/O system to be configured using either MELSECNET or MELSECNET/MINI-S3. As shown below, the I/O numbers of slots 0 and 1 are occupied by the system.
(1) Slot 0 is assigned 32 points for the IFMEM. These devices are used for data transfer between the IFMEM, the PC Application Program, and the SCPU.
(2) Slot 1 is assigned 32/48 points for the MELSECNET/MINI-S3 master unit. (Number of points varies depending on the jumper settings of the number of I/O points occupied)

(1) Extension bases cannot be connected to SCPU. However, the base unit is shown in order to explain I/O numbers.
(2) The I/O numbers available to the user are those after $X$ and Y40/50.

SCPU I/O Number Assignments

## 3. SPECIFICATIONS

The following sections describe the specifications of the A7BDE-A3N-PT32S3 A3-CPU Programmable Controller option card.

### 3.1 General Specifications

| Item | Specifications |
| :---: | :---: |
| Operating ambient <br> temperature | 0 to $40^{\circ} \mathrm{C}$ |
| Storage ambient <br> temperature | -20 to $75^{\circ} \mathrm{C}$ |
| Operation ambient <br> humidity | 20 to $80 \% \mathrm{RH}$, non-condensing |

## POINT

The above specification is for the user's computer and A7BDE-A3N-PT32S3 combined.

### 3.2 Performance Specifications



| Type <br> Item | A7BDE-A3N-PT32S3 | Refer to: |
| :---: | :---: | :---: |
| Annunciator (F) (points) | 256 (F0 to 255) |  |
| File register ( R ) (points) | Max. 8192 (R0 to 8191) |  |
| Accumulator (A) (points) | 2 (A0, A1) |  |
| $\mathscr{U}$ <br> Index register (V, Z) <br> (points) | 2 (V, Z) |  |
| $\stackrel{\left.\begin{array}{c}\text { Pointer (P) } \\ \text { (points) }\end{array}\right)}{\binom{0}{\hline}}$ | 256 (P0 to 255) |  |
| Pointer for interruption (I) (points) | 32 (10 to 31) |  |
| Special relay (M) (points) | 256 (M9000 to 92555) |  |
| Special register (D) (points) | 256 (D9000 to 92555) |  |
| Comment (points) | (specify in batches of 64 points) | - |
| Self-diagnostic functions | Watch dog error monitor, memory error detection, CPU error detection, I/O error detection, battery error detection, etc. |  |
| Operation mode at the time of error | STOP/CONTINUE | -- |
| STOP RUN Output mode | Output data at time of STOP restored/data output after operation execution | -- |
| Permissible momentary stop time (ms) |  | -- |
| Maximum number loaded | One per A7LMS-DH/D | - |
| Number of occupied slots | 2 slots (3 slots when A7LU1P21/R21 is loaded) | --- |
| Weight (kg) (lb) | 0.75 (1.1 kg when A7LU1P21/R21 is loaded) | - |

[^0]
### 3.3 MELSECNET A7LU1EP21/R21 Communication Specifications

| - |  |  | A7LU1EP21 | A7LU1ER21 |
| :---: | :---: | :---: | :---: | :---: |
| Data Link |  |  | Optical Data Link | Coaxial Data Link |
| 2/3 tier extended system |  | Master station | Usable |  |
|  |  | Local station | Usable |  |
|  | Maximum link points per system | $\begin{aligned} & \text { Input }(X) \\ & \text { Output }(Y) \end{aligned}$ | However, when master  <br> station is  <br> A1NCPU21/R21 $\cdots \cdots 256$ points ( 32 bytes)  <br> (246 bytes) When master station is <br>  A2NCPU21/R21 $\cdots \cdots 512$ points ( 64 bytes) <br>  When master station is <br>  A2NCPU21/R21-S1 $\cdots \cdots 1024$ points <br>   |  |
|  |  | Link relay (B) | 1024 (128 bytes) |  |
|  |  | Link register (W) | 1024 (2048 bytes) |  |
|  | Maximum link points per station |  | $\frac{\mathrm{Y} \text { (points) }+\mathrm{B} \text { (points) }}{8}+2 \times \mathrm{W}$ (points) 1024 bytes |  |
| Transient transmission |  | Master station | All devices and programs of the programmable controller CPU of each local station can be accessed. |  |
|  |  | Local station | All devices and programs of the programmable controller CPU of the master station can be accessed. |  |
| Communication speed |  |  | 1.25 MBPS |  |
| Communication method |  |  | Half duplex, bit serial method |  |
| Synchronous method |  |  | Frame synchronous method |  |
| Transmission path |  |  | Duplex lood |  |
| Overall loop distance ( $\mathrm{km} / \mathrm{mile}$ ) |  |  | Maximum $10 \mathrm{~km} / 6.21$ miles ( $1 \mathrm{~km} / 0.621$ miles between stations) | Maximum $10 \mathrm{~km} / 6.21$ miles ( $0.5 \mathrm{~km} / 0.31$ miles between stations) |
| Number of stations connected |  |  | Maximum 65 stations per loop (1 master station, 64 local/remote $1 / 0$ stations) |  |
| Modulation method |  |  | CMI method |  |
| Transmission format |  |  | Conforms to HLDC (frame format) |  |
| Error control method |  |  | CRC check and retry after time-out |  |
| RAS function |  |  | Loopback function on error detection or cable breakage, diagnostic functions such as link check |  |
| Connector |  |  | 2-core optical connector plug (CA9003) | BNC-P-5, <br> BNC-P-3 Ni (DDK) or equivalent |
| Cable |  |  | Si -200/250 | 3C-2V, 5C-2V or equivalent |
| Transmission loss |  |  | Max. $12 \mathrm{dBm} / \mathrm{km}$ | - |
| Send level |  |  | -15 to -10 dBm (peak value) | - |
| Receive level |  |  | -30 to -10 dBm (peak value) | - |

## REMARKS

1. The overall loop distance refers to the distance from the master station sending port to the master station receiving port via local stations.
For both the fiber optic cables and coaxial cables, the overall loop distance is a maximum of 10 km .
2. Refer to the "MELSECNET Data Link System Reference Manual" for information related to specifications concerning fiber optic and coaxial cables.


### 3.4 MELSECNET/MINI-S3 A7BDE-A3N-PT32S3A Communication Specifications

|  |  | A7BDE-A3N-PT32S3A |  | Remarks |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Optical Data Link | Twisted Pair Data Link |  |
| For one A7BDE-A3N-PT32S3A | Max. number of link stations | 64 |  | No limit to the number of master modules used. |
|  | Input (points) | 512 |  | Number of input/output points $=8$ |
|  | Output (points) | 512 |  | of input + output points $=512$. |
| I/O refresh time (ms) |  | 3.2 to $18{ }^{11}$ (when 64 stations are connected) |  |  |
| Communication speed (BPS) |  | 1.5 M |  |  |
| Optical transmission level (dB) |  | -14.4 to -11.6 | - |  |
| Optical receive level (dB) |  | -30 to -14 | - |  |
| Optical wave length (mm) |  | 660 (Visible radiation) | - |  |
| Max. interstation transmission distance (m/ft) |  | 1 to $50 / 3.28$ to $164^{\times 3}$ | 1 to 100/3.28 to $328(50 / 164)^{+2}$ | No limit on overall distance. |
| Number of l/O points occupied |  | I/O dedicated mode: 32 Extension mode: 48 |  | Will be changed by the setting of mode switching jumper pins. |
| 5 V DC internal current consumption (A) |  | 0.35 |  |  |
| Weight kg (lb) |  | 0.6 (1.32) |  |  |

(1) Max. number of link stations per master module

Indicates that the total number of occupied stations assigned to the remote I/O units is up to 64 stations.
For example, up to 8 compact remote I/O units (AJ35PTF-56DT which occupies 8 stations) can be connected.
The allowable maximum number of remote terminal units (occupying 4 stations) is 14.
For the number of stations occupied by each type of the remote terminal units, see the appropriate remote unit user's manual.
(2) Max. number of link points per master module

Depends on the type of remote I/O unit connected.
Example 1: If 8 compact remote I/O units (AJ35PTF-56DT which occupies 8 stations) are used, 256 input and 192 output points can be controlled.

Example 2: If 16 partial refresh type remote I/O units (AJ35PTF-128DT which occupies 4 stations) are used, 1024 input and 1024 output points can be controlled.

## REMARK

Use of the partial refresh type remote I/O unit increases the maximum number of link points per master module but makes the I/O response time longer than the batch refresh type remote I/O unit, e.g. the response time of the AJ35PTF-128DT is 107 ms max. for input and 21.5 ms for output.

## POINT

*1: The I/O refresh time is determined by the number of remote units connected in the system, their types, and the setting of the operation mode switch of the master module as indicated below.

R: Total number of remote stations
B: Number of AJ35PTF-128DT units connected
T: Number of remote terminal units connected

| Mode Setting | Operation Mode Switch | I/O Refresh Time (msec) |
| :---: | :---: | :---: |
| dedicated mode | Online automatic return (0) | I/O refresh time $=$ $0.48+(0.042 \times R)+(0.2 \times B)$ |
|  | Online no-automatic return (1) | I/O refresh time $=$ $0.46+(0.053 \times R)+(0.2 \times B)$ |
|  | Communication stop when error is detected (2) | 1/O refresh time $=$ $0.44+(0.046 \times R)+(0.2 \times B)$ |
| Extension mode | Online automatic return <br> (0) | $\begin{aligned} & \text { I/O refresh time }= \\ & \quad 0.66+(0.044 \times \mathrm{R})+(0.25 \times \mathrm{B}) \\ & \quad+(0.95 \times \mathrm{T}) \end{aligned}$ |
|  | Online no-automatic return <br> (1) | $\begin{aligned} & \text { I/O refresh time }= \\ & \quad 0.54+(0.058 \times \mathrm{R})+(0.25 \times \mathrm{B}) \\ & \\ & +(0.95 \times \mathrm{T}) \end{aligned}$ |
|  | Communication stop when error is detected (2) | $\begin{aligned} & \text { I/O refresh time }= \\ & \quad 0.54+(0.051 \times \mathrm{R})+(0.25 \times \mathrm{B}) \\ & \quad+(0.95 \times \mathrm{T}) \end{aligned}$ |

*2: The maximum inter-station transmission distance depends on the twisted-pair cable diameter as follows:
$0.2 \mathrm{~mm}^{2}\left(0.00031 \mathrm{in}^{2}\right)$ to less than $0.5 \mathrm{~mm}^{2}\left(0.00077 \mathrm{in}^{2}\right)$
$\cdots . . .50 \mathrm{~m}$ (164ft)
$0.5 \mathrm{~mm}^{2}\left(0.00077 \mathrm{in}^{2}\right)$ or more $\cdot \cdots . . . . . . . . . . . . . . . . . . . . . ~ 100 m ~(328 f t) ~(~) ~$
*3: The inter-station transmission distance of the optical fiber cable is between 1 m ( 3.28 ft ) and 50 m ( 164 ft ). Normal communication cannot be guaranteed for distances less than 1 m ( 3.28 ft ).
Assembling method of optical fiber cable differs depending on cable length; $\mathbf{1 m}$ ( $\mathbf{3 . 2 8 f t )}$ to less than $\mathbf{5 m}$ ( 16.4 ft ), or 5 m ( 16.4 ft ) or more.

### 3.5 System software Driver Specifications

The following table gives the available functions of the System Software Driver.

| NO | ITEM | FUNCTION | PROCESSING | A3N MASTER STATION |  |  | A3N LOCAL STATION |  |  | PROCESSING <br> CODE <br> (HEX) | REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \mathbf{H} \\ & \mathbf{O} \\ & \mathbf{S} \\ & \mathbf{T} \end{aligned}$ | SLAVE |  | $\begin{aligned} & \mathbf{H} \\ & \mathbf{O} \\ & \mathbf{S} \\ & \mathbf{T} \end{aligned}$ | MASTER |  |  |  |
|  |  |  |  |  | ACPU | A7BDE |  | ACPU | A7BDE |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |

TABLE KEY
NO: Number of the function
ITEM: Function Type
FUNCTION: Function Name
PROCESSING: Function Operation
A3N MASTER PC-A7BDE-A3N-PT32S3 as the master station STATION:

A3N LOCAL PC-A7BDE-A3N-PT32S3 as a local station STATION:

SLAVE: Indicates access to a slave station via the master station MASTER: Indicates access to the master station via the slave station

HOST: $\quad$ PC to the host A7BDE-A3N-PT32S3 Programmable Controller option card

ACPU: PLC or A7BDE-A3N-PT32S3 station of MELSECNET
A7BDE: PC-A7BDE-J71P21/R21 station of MELSECNET
PROCESSING Processing code for a particular function operation (hexadecimal) CODE:

REMARKS: Page reference of Access Function example

NOTE. $(O)=$ Available
$(-)=$ Unavailable

### 3.6 Access Function Table

| NO | Item | Function | Processing | A3N MASTER STATION |  |  | A3N SLAVE STATION |  |  | $\begin{aligned} & \text { Processing } \\ & \text { Code } \\ & \text { (HEX) } \end{aligned}$ | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \mathrm{H} \\ & \mathbf{O} \\ & \mathbf{S} \\ & \mathbf{T} \\ & \hline \end{aligned}$ | SLAVE |  | $\begin{aligned} & \hline \mathbf{H} \\ & \mathbf{O} \\ & \mathbf{S} \\ & \mathbf{T} \\ & \hline \end{aligned}$ | MASTER |  |  |  |
|  |  |  |  |  | ACPU | A7BDE |  | ACPU | A7BDE |  |  |
| 1 | ACPU access | ACPU memory access | Batch read | 0 | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | - | 2 | Page 6-26 |
| 2 |  |  | Batch write | 0 | 0 | - | $\bigcirc$ | 0 | - | 4 | Page 6-28 |
| 3 |  |  | Random read | $\bigcirc$ | $\bigcirc$ | - | 0 | 0 | - | 5 | Page 6-30 |
| 4 |  |  | Random write | $\bigcirc$ | 0 | - | 0 | $\bigcirc$ | - | 6 | Page 6-32 |
| 5 |  | ACPU sequence program access | Batch read | 0 | 0 | - | 0 | 0 | - | 1 | Page 6-34 |
| 6 |  |  | Batch write | $\bigcirc$ | $\bigcirc$ | - | 0 | 0 | - | 3 | Page 6-36 |
| 7 |  |  | SCPU interrupt program starting | $\bigcirc$ | - | - | $\bigcirc$ | - | - | 100 | Page 6-38 |
| 8 |  | ACPU control | Remote RUN/STOP/ PAUSE | $\bigcirc$ | 0 | - | $\bigcirc$ | 0 | - | 18 | Page 6-40 |
| 9 |  |  | Requested ACPU Check | O | 0 | $\bigcirc$ | 0 | 0 | $\bigcirc$ | 8 | Page 6-42 |
| 10 |  |  | Parameter analysis request | $\bigcirc$ | O | - | 0 | 0 | - | 27 | Page 6-44 |
| 11 | Special module access | Special module access | Shared memory batch read | $\bigcirc$ | 0 | - | 0 | 0 | - | 10 | Page 6-46 |
| 12 |  |  | Shared memory batch write | $\bigcirc$ | 0 | - | 0 | 0 | - | 12 | Page 6-48 |
| 13 | A7BDE- <br> A3N-PT32S3 <br> General <br> access | IFMEM access | Batch read | $\bigcirc$ | - | - | $\bigcirc$ | - | - | 200 | Page 6-50 |
| 14 |  |  | Batch write | $\bigcirc$ | - | - | $\bigcirc$ | - | - | 201 | Page 6-52 |
| 15 |  |  | Random read | $\bigcirc$ | - | - | $\bigcirc$ | - | - | 202 | Page 6-54 |
| 16 |  |  | Random write | 0 | - | - | $\bigcirc$ | - | - | 203 | Page 6-56 |
| 17 |  |  | IFMEM input $X$ write | $\bigcirc$ | -- | - | $\bigcirc$ | - | - | 204 | Page 6-58 |
| 18 |  |  | IFMEM input $Y$ read | 0 | - | - | 0 | - | - | 205 | Page 6-60 |
| 19 |  | High-speed device memory access | Transfer setting for A3N device memory | 0 | - | - | $\bigcirc$ | - | - | 803 | Page 6-62 |
| 20 |  |  | Batch read | 0 | - | - | 0 | - | - | 206 | Page 6-64 |
| 21 |  |  | Batch write | $\bigcirc$ | - | - | $\bigcirc$ | - | - | 207 | Page 6-66 |
| 22 |  |  | Random read | $\bigcirc$ | - | - | $\bigcirc$ | - | - | 206 | Page 6-68 |
| 23 |  |  | Random write | $\bigcirc$ | - | - | $\bigcirc$ | - | - | 209 | Page 6-70 |
| 24 | A7BDE- <br> A3N-PT32S3 <br> card status <br> monitor <br> and control | A7BDE- <br> A3N-PT32S3 <br> card status <br> monitor <br> and control | Reading LED status | $\bigcirc$ | - | - | $\bigcirc$ | - | - | 700 | Page 6-72 |
| 25 |  |  | Reading switch status | $\bigcirc$ | - | - | $\bigcirc$ | -* | - | 701 | Page 6-74 |
| 26 |  |  | A3N board version read | 0 | - | - | 0 | - | - | 702 | Page 6-76 |
| 27 |  |  | Resetting A3N board | 0 | - | - | $\bigcirc$ | - | - | 800 | Page 6-78 |
| 28 |  |  | Resetting A3N indicator | $\bigcirc$ | - | - | $\bigcirc$ | - | - | 80A | Page 6-80 |
| 29 | General data | General data | Data free transmission | - | - | 0 | - | - | $\bigcirc$ | 40 | Page 6-82 |

### 3.7 System Equipment Specifications

The following tables list the available A-Series system equipment, for use with the A7BDE-A3N-PT32S3, and Remote Stations of MELSECNET.

System Equipment


System Equipment

|  | Module | Type | Description | Occupied Points | Current <br> Consumption |  | Applicable System |  |  |  |  |  |  |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | Coaxial data link |  |  | Optical data link |  |  |  |  |
|  |  |  |  |  | 5 VDC | 24 VDC |  |  |  |  |  |  |  |  |  |
|  | Single axis positioning | AD70 | For single axis positioning control, speed control, speed and positioning control Analog voltage output ( 0 to $\pm 10$ V) <br> Analog input type Permits normal servo operation. | 32 | 0.3 A | - |  |  |  | $\bigcirc$ | - | - | O | - |  |
|  | Positioning | AD71 | For positioning control Pulse chain output, 2 axes (independent, simultaneous, linear interpolation) Use with AD76 for stepping motor control. | 32 | 1.5 A | - | - |  |  | O | - | - | O | - |  |
|  |  | A71S1 | For positioning control MEL-DAS-S1 servo driver. <br> Pulse chain output, 2 axes (independent, simultaneous, linear interpolation) | 32 | 1.5 A | - |  | - |  | 0 | - | -- | 0 | - |  |
|  |  | AD71S2 | For positioning control Pulse chain output, 2 axes (independent, simultaneous, linear interpolation) Use with AD76 for stepping motor control. | 32 | 1.5 A | - | - | - |  | $\bigcirc$ |  | - | 0 | - |  |
|  |  | AD72 | For positioning control Analog voltage output (0 to $\pm 10 \mathrm{~V}$ ) <br> 2 axes (independent, simultaneous, linear interpolation) | 48 <br> (First 16: vacant, Last 32: special) | 0.9 A | - | - | - |  | O | - | - | 0 |  |  |
|  |  | AD76 | Stepping motor driver Use with AD71 or AD71S2 | 16 | - | - | - |  |  | 0 |  | - | $\bigcirc$ |  |  |
|  | Position detection | A61LS | Detects absolute positions Resolution: 4096 divisions per resolver revolution Response speed: within 6 ms | 48 <br> (First 32: vacant, Last 16: special) | 0.8 A | - | - |  |  | $\bigcirc$ |  | - | $\bigcirc$ |  |  |
|  |  | A62LS | Detects absolute positions Multi-turn type <br> Resolution: 4096 divisions max. per resolver revolution Response speed: within 2 ms | 48 <br> (First 32: special, Last 16: vacant) | 1.5 A | -- |  | - |  | O |  | - | O | -- |  |
|  | High-speed counter | AD61 | Binary 24 bits, $1 / 2$ phase input, reversible counter 50KPPS, 2 channels | 32 | 0.3 A | - |  |  |  | O |  | - | 0 | - |  |
|  |  | AD61S1 | Binary 24 bits, $1 / 2$ phase input, reversible counter 1 phase.....10KPPS, 2phase …..7KKPS 2 channels | 32 | 0.3 A | - |  |  |  | 0 |  |  |  | - |  |

## System Equipment


3. SPECIFICATIONS

## System Equipment



## MELSECNET/MINI-S3 Equipment

| Name | Type | Description | No. of Occupied Stations/ No. of Occupied Stations | Usable Master Module Modes |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Extension mode | 1/0 dedicated mode |
| Datá storage memory | 16 KROM | Stores initial data when the master module is used in the extension mode. (Installed in master module.) | - | 0 | - |
|  |  | Stores message data when the operating box is used. (Installed in the master module.) | - | $\bigcirc$ | - |
|  |  | Stores character generation data when the operating box is used. (Installed in the operating box.) | - | $\bigcirc$ | - |
| Stand-alone Remote I/O Unit (For optical data link) | AJ35PJ-8A | AC input unit, 100-120V AC, 8 points | 1 station | 0 | 0 |
|  | AJ35PJ-8D | DC input unit (sink type) $12 / 24 \mathrm{~V}$ DC, 8 points |  |  |  |
|  | AJ35PJ-8R | Contact output unit, 24V DC 2A, 240V AC 2A, 8 points |  |  |  |
|  | AJ35PJ-8S1 | Triac output unit, $100-240 \mathrm{~V}$ AC, 0.6 A /point, 8 points |  |  |  |
|  | AJ35PJ-8T1 | Transistor output unit (sink type), 12/24V DC, 0.1A/point, 8 points |  |  |  |
|  | AJ35PJ-8T2 | Transistor output unit (sink type), 12/24V DC, 0.5A/point, 8 points |  |  |  |
|  | AJ35PJ-8T3 | 22Transistor output unit (sink type), 12/24V DC, 2A/point, 8 points |  |  |  |
|  | AJ35PJ-8S2 | Triac output unit, $100-240 \mathrm{~V}$ AC, 2A/point, 8 points |  |  |  |
| Stand-alone Remote I/O Unit (For twisted-pair data link) | AJ35TJ-8A | AC input unit, $100-120 \mathrm{~V}$ AC, 8 points | 1 station | $\bigcirc$ | 0 |
|  | AJ35TJ-8D | DC input unit (sink type), 12/24V DC, 8 points |  |  |  |
|  | AJ35TJ-8R | Contact output unit, 24V DC 2A, 240V AC 2A, 8 points |  |  |  |
|  | AJ35TJ-8S1 | Triac output unit, $100-240 \mathrm{~V}$ AC, $0.6 \mathrm{~A} /$ point, 8 points |  |  |  |
|  | AJ35TJ-8T1 | Transistor output unit (sink type), 12/24V DC, 0.1A/point, 8 points |  |  |  |
|  | AJ35TJ-8T2 | Transistor output unit (sink type), $12 / 24 \mathrm{~V}$ DC, $0.5 \mathrm{~A} /$ point, 8 points |  |  |  |
|  | AJ35TJ-8T3 | Transistor output unit (sink type), $12 / 24 \mathrm{~V}$ DC, 2A/point, 8 points |  |  |  |
|  | AJ35TJ-8S2 | Triac output unit 100-240V AC, 2A/point, 8 points |  |  |  |
| Cable-through fitting | - | For sealing cables into a stand-alone remote I/O station. User prepared. | - | $\bigcirc$ | $\bigcirc$ |

MELSECNET/MINI-S3 Equipment

| Name | Type | Description | No. of Occupied Stations/ No. of Occupied Stations | Usable Master Module Modes |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Extension mode | ```dedicated mode``` |
| Compact Type Remote I/O unit (for optical data link, twisted-pair data link) | AJ35PTF-32A | AC input unit, 100-120V AC, 32 points | 4 stations | $\bigcirc$ | 0 |
|  | AJ35PTF-32D | 10DC input unit (sink type), 12/24V DC, 32 points |  |  |  |
|  | AJ35PTF-24R | Contact output unit, 24V DC 2A, 240V AC 2A, 24 points |  |  |  |
|  | AJ35PTF-24S | Triac output unit, $100-240 \mathrm{~V}$ AC, $0.6 \mathrm{~A} /$ point, 24 points |  |  |  |
|  | AJ35PTF-24T | Transistor output unit, 12/24V DC, 0.5 A /point, 24 points |  |  |  |
|  | AJ35PTF-28AR | ```I/O unit Input side\cdots...... 100-120V AC, 16 points Output side \cdots\cdots. contact output, 24V DC 2A, 240V AC 2A, 12 points``` |  |  |  |
|  | AJ35PTF-28AS | ```I/O unit Input side``` $\qquad$ <br> ```\(100-120 \mathrm{~V}\) AC, 16 points \[ \text { Output side } \cdots \text { triac output, } 100-240 \text { V AC, } 0.6 \text { A/point, } 12 \] points``` |  |  |  |
|  | AJ35PTF-28DR | ```161/O unit Input side.\cdots.... sink type, 12/24V DC, 16 points Output side .... contact output, 24V DC 2A, 240V AC 2A, 12 points``` |  |  |  |
|  | AJ35PTF-28DS | ```I/O unit Input side``` $\qquad$ <br> ```sink type, \(12 / 24 \mathrm{~V}\) DC, 16 points``` $\qquad$ <br> ```triac output, \(100-240 \mathrm{~V} \mathrm{AC}, 0.6 \mathrm{~A} /\) point, 12 points``` |  |  |  |
|  | AJ35PTF-28DT | ```I/O unit Input side....... sink type, 12/24V DC, 16 points Output side \cdots... transistor output, sink type, 12/24V DC, 0.5A/point, }12\mathrm{ points``` |  |  |  |
|  | AJ35PTF-56AR | ```V/O unit Input side\cdots\cdots...100-120V AC, }32\mathrm{ points Output side .... contact output, 24V DC 2A, 24 points``` | 8 stations |  |  |
|  | AJ35PTF-56AS | ```I/O unit Input side}\cdots\cdots\cdots.100-120V AC, 32 point Output side \cdots... triac output, 100-240V AC, 0.6A/point, }2 points``` |  |  |  |
|  | AJ35PTF-56DR | I/O unit Input side $\cdots \cdots \cdots$ sink type, $12 / 24 \mathrm{~V}$ DC, 32 points Output side $\cdots$ contact output, 24V DC 2A, 240V AC 2A, 24 points |  |  |  |
|  | AJ35PTF-56DS | ```V/O unit Input side``` $\qquad$ <br> ```sink type, \(12 / 24 \mathrm{~V}\) DC, 32 points Output side``` $\qquad$ <br> ```triac output, \(100-240 \mathrm{~V}\) AC, \(0.6 \mathrm{~A} /\) point, 24 points``` |  |  |  |
|  | AJ35PTF-56DT | ```I/O unit Input side\cdots\cdots\cdots...sink type, 12/24V DC, 32 points Output side \cdots\cdots. transistor output, sink type, 12/24V DC, 0.5A/point, 24 points``` |  |  |  |

## MELSECNET/MINI-S3 Equipment

| Name | Tүpe | Description | No. of Occupied Stations/ No. of Occupied Stations | Usable Master Module Modes |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Extension mode | 1/0 dedicated mode |
| Data Link Module (for optical data link, twisted-pair data link) | AJ72PT35 | Allows the building block type I/O modules to be used as remote I/O units. <br> - Max. number of modules: 8 <br> - I/O points: 128 points <br> - Number of occupied stations: 4, 8, 12, 16 (selected by switch) | See left | O | $\bigcirc$ |
| Partial refresh type remote l/O unit (for optical data link, twisted-pair data link) | AJ35PTF-128DT | I/O unit Input side $\cdot \cdots \cdots$ sink type, $12 / 24 \mathrm{~V}$ DC, 64 points <br> Output side $\cdots \cdots$ transistor output, $12 / 24 \mathrm{~V}$ DC, 100 mA point, 64 points | 4 stations | 0 | $\bigcirc$ |
| RS-232C <br> interface unit (for optical data link, twisted-pair data link) | AJ35PTF-R2 | Interface for external equipment conforming to RS-232C interface specifications <br> 1 RS-232C channel <br> General I/O $\cdots \cdots \cdots$ each 4 points | 4 stations | $\bigcirc$ | - |
| Mount type operating box (for optical data link, twisted-pair data link) | AJ35PT-OPB-M1 | Character display, key input unit <br> Character display $\cdots \cdots \cdots 3$ lines by 30 columns LCD <br> Sheet keys ….............. 8 keys <br> Touch keys $\cdots \cdots \cdots \cdots \cdots \cdots 24$ keys <br> LED display ................. 8 | 4 stations | $\bigcirc$ | - |
| Portable type operating box (for twisted-pair data link) | AJ35T-OPB-P1 |  |  |  |  |
| Joint box (for twisted-pair data link) | $\begin{gathered} \text { AJ35T-JB } \\ \text { AJ35T-JBR } \end{gathered}$ | Connects the portable type operating box to the MINI-S3 link when necessary. | - - | $\bigcirc$ | - |
| MELSEC-F series | F-16NP (for optical data link) | Interface unit for connecting the MELSEC-F series PC to the MINI-S3 link. | 2 stations | $\bigcirc$ | $\bigcirc$ |
| interface unit | F-16NT <br> (for twisted-pair data link) |  |  |  |  |
| FR-Z200 series transistorized inverter connection interface board | FR-ZDL | Interface board for connecting the Mitsubishi FR-Z200 series transistorized inverter to the MINI-S3 link. | 4 stations | $\bigcirc$ | $\bigcirc$ |
| Twisted-pair shield cable | - | Twisted-pair cable for MINI-S3 link User prepared in accordance with Section 4.4. | - | 0 | $\bigcirc$ |
| Optical fiber cable | - | Optical fiber cable for MINI-S3 link User prepared in accordance with Section 4.3. | - | 0 | $\bigcirc$ |

## MELSECNET/MINI-S3 Equipment



Peripheral Equipment

| Unit | Description | Type | Corrent Consumption |  | Remarks |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 5 VDC | 24 VDC |  |  |  |
| Programming unit with CRT | Intelligent GPP | A6GPP-SET | - | - | Consists of the following models: |  |  |
|  |  |  |  |  | Type | Remarks |  |
|  |  |  |  |  | A6GPP | Programming unit with CRT <br> Equipped with ROM writer, FDD and printer interface functions. |  |
|  |  |  |  |  |  | A series system disk |  |
|  |  |  |  |  | SW . GP-GPPK | K serıes system disk |  |
|  |  |  |  |  | SWO-GPPU | User disk (3.5 inch, formatted) |  |
|  |  |  |  |  | AC30R4 | Cable for connection of CPU and A6GPP $3 \mathrm{~m} / 9.84 \mathrm{ft}$ length |  |
|  | Composite video cable | AC10MD | - | - | Cable for connection of GPP and expanded monitor display. $1 \mathrm{~m} / 3.28 \mathrm{ft}$ length. |  |  |
| Programming unit with LCD | Handy graphic programmer | A6HGP-SET | - | - | Consists of the following models: |  |  |
|  |  |  |  |  | Type | Remarks |  |
|  |  |  |  |  | A6HGP | Programming unit with LCD <br> Equipped with FDD, printer interface and memory card interface functions. |  |
|  |  |  |  |  | ${ }^{3}$ SW ${ }^{\text {d, }}$-HGPA | A series system disk |  |
|  |  |  |  |  | SW:-HGPK | K series system disk |  |
|  |  |  |  |  | SWO-GPPU | User disk (3.5 inch, formatted) |  |
|  |  |  |  |  | AC30R4 | Cable for connection of CPU and A6HGP $3 \mathrm{~m} / 9.84 \mathrm{ft}$ length |  |
| Programming unit with plasma display | Plasma handy programmer | A6PHPE-SET | - | - | Consists of the following models: |  |  |
|  |  |  |  |  | Type | Remarks |  |
|  |  |  |  |  | A6PHP | Programming unit with plasma display <br> Equipped with FDD, printer interface and memory card interface functions. |  |
|  |  |  |  |  | ${ }^{*}$ SW: GP-GPPA | A series system disk |  |
|  |  |  |  |  | SW:.JP-GPPK | K series system disk |  |
|  |  |  |  |  | SWO-GPPU | User disk (3.5 inch, formatted) |  |
|  |  |  |  |  | AC30R4 | Cable for connection of CPU and A6PHP $3 \mathrm{~m} / 9.84 \mathrm{ft}$ length |  |
| Common to programming units with CRT and LCD | RS-422 cable | AC30R4 | - | - | Cable for connection of CPU and A6GPP/A6HGP/A6PHP |  | $3 \mathrm{~m} / 9.84 \mathrm{ft}$ length |
|  |  | AC300R4 | - | - |  |  | $30 \mathrm{~m} / 98.4 \mathrm{ft}$ length |
|  | User disk | SW0-GPPU | - | - | User disk (3.5 inch, formatted) for storing programs |  |  |
|  | Cleaning disk | SWO-FDC | -- | - | Cleaning disk for disk drive |  |  |

## Peripheral Equipment

| Unit | Description | Tүpe | Corrent Consumption |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 5 VDC | 24 VDC |  |
| Printer | Printer | K6PRE | -- | - | For print out of program ladder diagrams and lists. |
|  |  | K7PRE | - | -- |  |
|  | $\begin{aligned} & \text { RS-232C } \\ & \text { cable } \end{aligned}$ | AC30R2 | - | - | Cable for connection of A6GPP/A6PHP/A6HGP and printer. $3 \mathrm{~m} / 9.84 \mathrm{ft}$ length. |
|  | Printer paper | K6PR-Y | - | - | Paper for K6PRE. 9 inch. Available in units of 2000. |
| $\underset{\text { unit }}{\text { Programming }}$ unit | Programming unit | *3 A7PU | 0.3 A | $-$ | Connected to the CPU directly or via cable to read and write programs. Equipped with MT function. <br> The A7PU is supplied with a cable for connection of the A7PU and audio cassette recorder. |
|  | $\begin{gathered} \text { RS-422 } \\ \text { cable } \end{gathered}$ | AC30R4 AC300R4 | -- | - | Cable for connection of CPU and A7PU. $3 \mathrm{~m}(9.84 \mathrm{ft}) / 30 \mathrm{~m}(98.4 \mathrm{ft})$ length. |
| P-ROM writer unit | P-ROM writer unit | *3 A6WU | 0.8 A | - | Used to store programs onto ROM and read programs from ROM to the CPU. <br> O Connected to the CPU directly or via the AC30R4 cable. |
|  | $\begin{gathered} \text { RS-422 } \\ \text { cable } \end{gathered}$ | AC30R4 AC300R4 | - | - | Cable for connection of CPU and A6WU. $3 \mathrm{~m}(9.84 \mathrm{ft}) / 30 \mathrm{~m}(98.4 \mathrm{ft})$ length. |

## 4. GENERAL OPERATION

### 4.1 Overview

The A7BDE-A3N-PT32S3A/B.C and A7LU1EP21/R21 option cards enable a Mitsubishi A3N Programmable Controller, and MELSECNET - MELSECNET/MINI-S3 interfaces to be installed directly into an IBM PC-AT ${ }^{\text {® }}$ or compatible computer. The addition of the A7BDE-A3N-PT32S3 option cards enables fast access to the installed A3N CPU, and to the stations of MELSECNET or MELSECNET/MINI. The PC may then be configured as the master station of both networks.

To link the A7BDE-A3N-PT32S3 option cards with the PC's operating system and application programs, a device driver program is installed. This supervises interrupts, and the transfer of data to and from the application program. The device driver provides various functions for communication and control of the option cards.

The following sections give information on the software configuration, PC-A7BDE-A3N-PT32S3 configuration, and the A3N CPU (SCPU) operation.

### 4.2 Software Configuration

The following diagram shows the software configuration, the various components, and their relationship to each other.


Diagram Key
\(\left.$$
\begin{array}{ll}\text { Application } & \begin{array}{l}\text { User-created application program requiring } \\
\text { access to the A7BDE-A3N-PT32S3 Prog- } \\
\text { rammable Controller. }\end{array} \\
\text { Access Function } & \begin{array}{l}\text { User-created function library, providing } \\
\text { specific access subroutines. }\end{array} \\
\text { Library }\end{array}
$$ \quad \begin{array}{l}Accesses/requests A7BDE-A3N memory <br>

areas.\end{array}\right]\)| Receives INTERRUPT (IRQ) reply from the |
| :--- |
| A3N INTERRUPT Driver |
| Driver | | A7BDE-A3N-B.C. |
| :--- |

### 4.3 Hardware Configuration and Operation

The diagram below shows the general configuration and communication paths of the three option cards (A7BDE-A3NPT32S3A/B.C A7LU1EP21/R21), when installed inside a PC.

PC-AT ${ }^{\text {® }}$


From the diagram it can be seen that the A7BDE-A3N-B.C has three main components: the high-speed-access device memory, the IFMEM, and the SCPU. Their general operation is covered in the proceding sections.

The application program may directly access the high-speed device memory, the IFMEM, and the general memory areas (e.g. sequence program) of the SCPU, and stations of MELSECNET. Communication with stations of MELSECNET/MINI is by means of the SCPU sequence program, i.e. using FROM/TO instructions. The SCPU may also be accessed by a peripheral programming device, e.g. A6GPP, via the RS422 serial port.

### 4.4 The IFMEM

### 4.5 IFMEM I/O

$\mathrm{X}, \mathrm{Y} 00$ to 1 F are assigned for data transmission between the SCPU and IFMEM.
(1) Input signals from the IFMEM to the SCPU are X00 to X1F, -32 points.

| Input ${ }^{\text {No. }}$ | Content |
| :---: | :---: |
| $\begin{gathered} \mathrm{X} 00 \\ \text { to } \\ \mathrm{XOA} \end{gathered}$ | General purpose input <br> Turned ON/OFF by the PC Application program and read by the SCPU. |
| XOB | PC Ready  <br> On $\cdots \cdots \cdots \cdots \cdots$ PC-AT $^{8 /}$ System Ready. <br> Off............PC-AT System Not Ready. |
| $\begin{gathered} \mathrm{XOC} \\ \text { to } \\ \mathrm{X} 1 \mathrm{~F} \end{gathered}$ | Used by operating system. <br> Not to be included in sequence programs. |

(2) Output signals from the SCPU to the IFMEM are Y00 to Y1F, 32 points.

| Output No. | Content |
| :---: | :--- |
| Y00 <br> to <br> Y0F | May be used in place of internal relay (M). |
| Y10 <br> to <br> Y15 | General purpose output <br> Turned ON/OFF by the SCPU, and read by the PC Application <br> Program. |
| Y16 | High-speed access memory refresh enable signal <br> ON: Start high-speed access memory refresh <br> OFF: Stop high-speed access memory refresh |
| Y17 <br> to <br> Y1F | Used by operating system. <br> Not to be included in sequence programs. |

### 4.6 IFMEM Access by the Sequence Program

The IFMEM may be regarded as a 32 point special function unit that has been loaded into the first slot of a rack system. The IFMEM has a buffer memory of 3 K words (H0 to H3FF), accessable by $\mathrm{FROM} / \mathrm{TO}$ instructions, and also general purpose or dedicated I/O (XY00 TO XY1F).

When accessing the buffer memory with the sequence program, always use the FROM/TO enable signal, input XOB, as an interlock. This prevents simultaneous access by the sequence and application programs. Should the sequence program try to transfer data to or from the IFMEM buffer memory when the interlock input XOB is OFF, an error code and message, " 41 - SPECIAL UNIT DOWN" will be indicated by the SCPU self diagnostics.

## Example 1

The following is an example of D100 to 109 data being written to buffer memory addresses 0 to 9 .


## Example 2

The following is an example of 256 words from the buffer memory address 200 H to 2 FFH being read to D500 to 755 .


### 4.7 IFMEM Access by the PC Application Program

The IFMEM may be directly accessed by the PC application program. Data may be transferred to and from the buffer memory, and the status of the IFMEM general purpose I/O, six outputs (Y10 to Y15), and ten inputs (X00 to X0A), may be controlled as required. Details of the specific access functions are provided in programming section.

Access to the buffer memory by the sequence program is in units of words, and the memory addresses are HO to H3FF. However, the PC application program may only access the IFMEM buffer in units of bytes, so the corresponding addresses are $0 \times 800$ to $0 \times 1$ FFF (C notation for hexadecimal), i.e.


## POINT

When specifying addresses with personal computer functions, the least significant first byte of the buffer memory becomes the smaller number.
For example, if address 0 of the buffer memory is to be read or written using the personal computer function, specify the least significant byte as $\mathbf{8 0 0 H}$ and the most significant byte as $\mathbf{8 0 1 H}$.

### 4.8 The High-Speed-Access Device Memory

The high-speed access device memory is used as an interface when transferring data to and from the PC application program and the SCPU device memory area, i.e. monitoring or controlling the status of the devices X, Y, M, L, S, B, F, T/C (contact, coil, and present value), D, and $W$ registers of the SCPU. Details of the specific access functions are provided in the programming section.

### 4.9 Data Transfer

The diagram below shows the general sequence of communications between the application program, the high-speed access device memory, and the SCPU device memory.

(1) Data is transferred to and from the PC application program to the high-speed access device memory. Since access is to the high-speed access device memory, and not the SCPU device memory, there are no communication delays due to the scan of the SCPU. The SCPU device memory can only be accessed after the END or COM instructions have been processed. The high-speed memory allows data transfer at any time during the SCPU scan. Access is only restricted during device refresh.
(2) Data is transferred to and from the high-speed memory and the SCPU. The devices are refreshed after the SCPU executes the END or COM instruction of the sequence program.
(3) The PC application program may also directly access the SCPU device memory, but only after the END or COM instruction has been executed. This produces a delay, and subsequently longer processing times than when accessing the high-speed memory.

## POINT

For device refresh of the high-speed access device memory to occur, the PC application program must have set the transfer parameters, and the sequence program must have switched the output Y16 ON.

### 4.10 High Speed Device Memory Operation

To minimize the device refresh time of the high-speed memory, the ranges of devices to be updated may be specified by the PC application program. The range parameters are set using one of the access functions. Further details are provided in the programming section. There are two types of device ranges to be specified:

Data ranges to be transferred from the SCPU to the high-speed memory.

Data ranges to be transferred from the high-speed memory to the SCPU.

Please note that all data will be transferred for the devices SpD and SpM (special registers and relays) whatever the range setting.

To start the refresh processing, set the refresh enable signal (Y16) of the high-speed access memory to ON. To stop the refresh processing, set the enable signal for the high-speed access memory to OFF. The data contained in the high speed access memory immediately prior to stopping will be retained.

The time taken to refresh the high-speed memory (Tm) may be calculated from using the formula below. Please note that (Tm) is dependent on the device range settings.

$$
\begin{aligned}
& \mathrm{Tm}=5610+\mathrm{T}_{\mathrm{M}-\mathrm{s}}+\mathrm{T}_{\mathrm{s}-\mathrm{M}}(\mu \mathrm{~s}) \\
& \mathrm{T}_{\mathrm{M}-\mathrm{s}}=2.6 \times\left(\frac{\mathrm{n}_{1}}{8}+\mathrm{n} 2\right)(\mu \mathrm{s}) \\
& \mathrm{T}_{\mathrm{s}-\mathrm{M}}=4.9 \times \frac{\mathrm{n}_{3}}{8}+2.6 \times \mathrm{n}_{3}(\mu \mathrm{~s})
\end{aligned}
$$

$\mathrm{T}_{\mathrm{m}-\mathrm{s}}$ : Refresh time from the H.S.M to the SCPU.
$\mathrm{T}_{\mathrm{s}-\mathrm{m}}$ : Refresh time from the SCPU to the H.S.M.
$\mathrm{n}_{1}$ : Total number of bit devices transmitted from the H.S.M. to the SCPU.
$n_{2} \quad$ : Total number of word devices transmitted from the H.S.M. to the SCPU.
$n_{3} \quad$ : Total number of bit devices transmitted from the SCPU to the H.S.M.
$\mathrm{n}_{4} \quad$ : Total number of word devices transmitted from the SCPU to the H.S.M.

When timer (T) and counter (C) device ranges have been specified to be refreshed, please note that contact points, coils and present values of the timer ( T ) and counter ( C ) are also refreshed.
Hence, the point numbers of n1, n2, n3 and n4 should be set as 2 points for $n 1$ or n 3 , and 1 point for n 2 or n 4 for each point of the timer ( T ) and counter (C).
For example, when SCPU refreshes T0 through 255 for the H.S.M. 512 and 256 are set in n3 and n4 respectively.

### 4.11 The A7BDE-A3N-PT32S3A MELSECNET/MINI-S3 Master Station Interface

The A7BDE-A3N-PT32S3A option card provides an interface to the network MELSECNET/MINI-S3 by acting as the master station. The functions of the A7BDE-A3N-PT32S3A are almost the same as those of the AJ71PT32 MELSECNET/MINI-S3 master station module, and are regarded by the SCPU to be loaded in the second slot (head address XY20). For further details, please refer to the MELSECNET/MINI-S3 Master Station User's Manual.

The communications I/O between the ACPU and the A7BDE-A3NPT32S3A MELSECNET/MINI-S3 master station option card are given in the table below.
(1) I/O Dedicated Mode

| Device No. | Signal Name | Device No. | Signal Name |
| :---: | :---: | :---: | :---: |
| X20 | Hardware error | Y20 |  |
| X21 | MINI link communication in progress | to Y37 | Not used |
| $\times 22$ | Not used | Y38 | MINI link communication start |
| X23 |  | Y39 | Not used |
| $\times 24$ |  | Y3A | FROMTO instruction response specification |
| $\times 25$ | Test mode |  |  |
| X26 | MINI link error detect | Y3B | Error station data link specification |
| X27 | MINI link communication error |  |  |
|  |  | Y3C | Not used |
| X28 | Not used | Y3D | Error reset |
| $\begin{gathered} \text { to } \\ \text { X3F } \end{gathered}$ |  | $\begin{aligned} & \text { Y3E } \\ & \text { Y3F } \end{aligned}$ | Not used |

## POINT

1) The A7BDE-A3N-PT32S3A uses a $D$ sub-connector for the twisted-pair data link, not screw terminals as with the AJ71PT32. Details on the construction are provided in the appendix.
2) It is not possible to monitor the I/O status of the remote I/O station with the I/O monitoring LEDs of the remote I/O station and the monitor station number setting switches. Create a sequence program to confirm the I/O status.
(2) $1 / O$ list for the extension mode

A list of I/O signals used when the A7BDE-A3N-PT32S3A is being used in the extension mode is given below.

| Device No. | Signal |  | Device No. | Signal |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\times 20$ | Transmit complete signal | For remote terminal unit No. 1 | Y20 | Transmit request signal | For remote terminal |
| $\times 21$ | Read request signal |  | Y21 | Read complete signal | unit No. 1 |
| $\times 22$ | Transmit complete signal | For remote terminal unit No. 2 | Y22 | Transmit request signal | For remote terminal unit No. 2 |
| $\times 23$ | Read request signal |  | Y23 | Read complete signal |  |
| $\times 24$ | Transmit complete signal | For remote terminal unit No. 3 | Y24 | Transmit request signal | For remote terminal unit No. 3 |
| $\times 25$ | Read request signal |  | Y25 | Read complete signal |  |
| $\times 26$ | Transmit complete signal | For remote terminal unit No. 4 | Y26 | Transmit request signal | For remote terminal unit No. 4 |
| $\times 27$ | Read request signal |  | Y27 | Read complete signal |  |
| $\times 28$ | Transmit complete signal | For remote terminal unit No. 5 | Y28 | Transmit request signal | For remote terminal unit No. 5 |
| X29 | Read request signal |  | Y29 | Read complete signal |  |
| $\times 2 \mathrm{~A}$ | Transmit complete signal | For remote terminal unit No. 6 | Y2A | Transmit request signal | For remote terminal unit No. 6 |
| $\times 2 \mathrm{~B}$ | Read request signal |  | Y2B | Read complete signal |  |
| $\times 2 \mathrm{C}$ | Transmit complete signal | For remote terminal unit No. 7 | Y2C | Transmit request signal | For remote terminal unit No. 7 |
| X2D | Read request signal |  | Y2D | Read complete signal |  |
| X2E | Transmit complete signal | For remote terminal unit No. 8 | Y2E | Transmit request signal | For remote terminal unit No. 8 |
| X2F | Read request signal |  | Y2F | Read complete signal |  |
| $\times 30$ | Transmit complete signal | For remote terminal unit No. 9 | Y30 | Transmit request signal | For remote terminal unit No. 9 |
| X31 | Read request signal |  | Y31 | Read complete signal |  |
| X32 | Transmit complete signal | For remote terminal unit No. 10 | Y32 | Transmit request signal | For remote terminal unit No. 10 |
| X33 | Read request signal |  | Y33 | Read complete signal |  |
| X34 | Transmit complete signal | For remote terminal unit No. 11 | Y34 | Transmit request signal | For remote terminal unit No. 11 |
| X35 | Read request signal |  | Y35 | Read complete signal |  |
| X36 | Transmit complete signal | For remote terminal unit No. 12 | Y36 | Transmit request signal | For remote terminal unit No. 12 |
| X37 | Read request signal |  | Y37 | Read complete signal |  |
| X38 | Transmit complete signal | For remote terminal unit No. 13 | Y38 | Transmit request signal | For remote terminal unit No. 13 |
| X39 | Read request signal |  | Y39 | Read complete signal |  |
| X3A | Transmit complete signal | For remote terminal unit No. 14 | Y3A | Transmit request signal | For remote terminal unit No. 14 |
| X3B | Read request signal |  | Y3B | Read complete signal |  |
| X3C | Reserved |  | Y3C | Reserved |  |
| X3D |  |  | Y3D |  |  |  |
| X3E |  |  | Y3E |  |  |  |
| X3F |  |  | Y3F |  |  |  |
| X40 | Hardware fault |  | Y40 |  |  |  |
| X41 | MINI-S3 link communicating |  | Y41 |  |  |  |
| X42 | Reserved |  | Y42 |  |  |  |
| X43 | Receive data clear completion (for AJ35PTF-R2) |  | Y43 | Receive data clear request (for AJ35PTF-R2) |  |
| X44 | Remote terminal unit error detection |  | Y44 | Remote terminal unit error detection clear |  |
| X45 | Test mode |  | Y45 | Reserved |  |
| X46 | MINI-S3 link error detection |  | Y46 |  |  |  |
| X47 | MINI-S3 link communication error |  | Y47 |  |  |  |
| X48 | ROM error |  | Y48 | MINI-S3 link communication start |  |
| X49 | ROM error |  | Y49 | Reserved |  |
| X4A |  |  | Y4A | FROM / TO instruction | response designation |
| $\times 48$ |  |  | Y4B |  |  |
| X4C |  |  | Y4C | Switching buffer memory channel |  |
| X4D |  |  | Y4D | Error reset |  |
| X4E |  |  | Y4E | Reserved |  |
| X4F |  |  | Y4F |  |  |  |

### 4.12 The SCPU

### 4.13 SCPU Operation Processing

The general operation processing of the SCPU is given in the flow chart below.


### 4.14 Initial processing

Initiates the sequence program operation processing, i.e. the following processing is executed when the power is turned on at the PC or the SCPU is reset.
The amount of time required for initial processing varies depending on system configuration, but is normally 2 to 4 seconds.
(1) I/O module initialization

Resets and initializes the Remote I/O modules.
(2) Data memory clear
(a) If unlatched, clears the data memory.

The latch setting is made with a parameter using the peripheral equipment.
(b) Clears $Y$ data content where " $Y$ " is the memory area of non-loaded modules being used as internal relay M.
(3) Link parameter setting

Data link is started when link parameter data is set in the data link module and MELSECNET is the master station.
(4) I/O address assignment

Automatically assigns I/O addresses to the I/O modules.
(5) I/O module data entry

Enters the types of I/O modules loaded in the Remote units. I/O module data is used to verify I/O modules.
(6) Self-diagnosis

The SCPU conducts self-checks when it is powered up or reset. For further details, see Section 4.21.

### 4.15 END Processing

Returns the SCPU to step 0 in the repeated operation processing. The following processing is performed after the END (FEND) instruction is executed.
(1) Self-diagnosis

Checks for blown fuse, l/O module verify error, low battery power, etc. For further details, see Section 4.21
(2) Timer/counter processing

Updates timer/counter present values and contract status. For further details, see sections 4.16 and 4.17.
(3) Constant scan processing

Allows the repeated operation processing to be initiated after the specified constant scan time (set to special data register D9020 is reached if the constant scan function is used.)
(4) Data communication processing with IFMEM Transmits data between the SCPU and the IFMEM when a read/write request is given from the IFMEM.
(5) Refresh processing
(a) Link refresh processing

Executed when a link refresh request is received from the data link module of the MELSECNET.
For details concerning the link refresh timing, refer to the "MELSECNET Data Link System Reference Manual".
(b) High-speed access memory refresh processing Executed between the SCPU device memory and the high-speed access memory. For details, refer to Section 4.8.
(6) Sampling trace processing

Stores the specified device status to the sampling trace area when the trace point of the sampling trace is "every scan (after the execution of the END instruction)".
(7) RUN/STOP switch position check

Changes the SCPU operating status in accordance with the RUN/STOP switch position.
For information concerning the transition processing of the RUN, STOP, PAUSE, and STEP-RUN operations, refer to section 4.20.

### 4.16 Timer Processing

The SCPU timers are up-counting timers that increment the present time value based on three timing periods, i.e. a 100 ms timer, a 10 ms timer, and 100 ms retentive timer.

* The 100 ms timer can be set between 0.1 and 3276.7 sec in 100 ms increments.
* The 10 ms timer can be set between 0.01 and 327.67 sec in 10 ms increments.
* The 100 ms retentive timer retains its present value even if its coil is switched OFF. The timing can be set between 0.1 and 3276.7 sec in 100 ms increments.
(1) Timer present value and contact status update When the timer coil is set ON by the OUT T[ ] instruction, the present value of the timer is updated after the END(FEND) instruction has been executed. The timer contacts close after the timer has timed out.
(a) 100 ms timer, 10 ms timer

When the input status is OFF, the timer coil is set to OFF, and after the END(FEND) instruction has been executed, the the present value of the timer is set to 0 and the contacts open.
(b) 100 ms retentive timer

When the input status condition is OFF and the timer coil is set to OFF, the updating of the present value is terminated. However, the present value is still retained.
(2) RST T[ ] instruction execution

At the point the timer reset is executed by the RST instruction, the present value is set to 0 and the contacts open.
Even with the coils of the 100 ms retentive timer set to OFF, the present value and contact status are maintained.
The RST T[ ] instruction is used to reset the 100 ms retentive timer.
(3) OUT T[ ] jumped

If the OUT T[ ] instruction is jumped after the timer begins timing, it continues to time; the contacts are closed when the timer times out.


Timer Processing

## POINT

Timer accuracies are as follows. For further details, refer to the ACPU Programming Manual.

| Timer | Scan Time $\mathbf{T}$ | Accuracy |
| :---: | :---: | :---: |
| 10 ms | $\mathrm{~T}<10 \mathrm{~ms}$ | +2 scan time to -10 ms |
| 10 ms | $\mathrm{~T} \geqq 10 \mathrm{~ms}$ | +2 scan time to -1 scan time |
| $100 \mathrm{~ms}, 100 \mathrm{~ms}$ retentive | $\mathrm{T}<100 \mathrm{~ms}$ | +2 scan time to -100 ms |
| $100 \mathrm{~ms}, 100 \mathrm{~ms}$ retentive | $\mathrm{T} \geqq 100 \mathrm{~ms}$ | +2 scan time to -1 scan time |

### 4.17 Counter Processing

The SCPU counter detects the leading edge of the input signal (OFF ON) and adds the present value. Two counters, normal and interrupt, are provided.

- The normal counter is used in main routine programs or subroutine programs.
- The interrupt counter is used in interrupt programs.
(1) Counter present value and contact status update

The OUT C [ ] instruction sets the counter coil to either ON/OFF. When the leading edge of the coil signal is detected, the present value is updated and the contacts close after the counter has counted out.
(a) Normal counter

The present value and contact status are updated after the END(FEND) instruction is executed.
(b) Interrupt counter

The present value and contact status are updated after the IRET instruction is executed.
(2) Opening counter contacts

The counter contacts are opened using the RST instruction. The present value is reset to 0 and the contacts are opened at the point the RST C [ ] instruction is executed.


Counter Processing

## POINT

The maximum counting speed of the counter depends on the scan time. Counting is only possible if the input condition is ON/OFF for a period longer than that of one scan time. For further details, refer to the ACPU Programming Manual.

$$
\text { Maximum counting speed } C \max =\frac{n}{100} \times \frac{1}{t s}[\text { times } / \mathrm{sec}]
$$

where, $n=$ duty (\%)
Duty is the ratio of the input signal's ON time to OFF time as a percentage.
Count input signal $\mathrm{ON} \underset{\mathrm{OFF}}{\sim}$
If $\mathrm{T} 1 \leqq \mathrm{~T} 2 \quad \mathrm{n}=\frac{\mathrm{T} 1}{\mathrm{~T} 1+\mathrm{T} 2} \times 100(\%)$
If $\mathrm{T} 1>\mathrm{T} 2 \quad \mathrm{n}=\frac{\mathrm{T} 2}{\mathrm{~T} 1+\mathrm{T} 2} \times 100(\%)$
ts: Program scan time (sec)

### 4.18 Watch Dog Timer (WDT) Processing

(1) Watch dog timer

The watch dog timer is an internal timer used to detect errors of the SCPU's repeated operation function.
Default value is 200 ms . Timing can be set with parameters in 10 ms increments in the range of 20 to 2000 ms .
(2) Operation

During each scan of program execution, the WDT checks for SCPU hardware errors and processing not completed within predefined periods. When either is detected, a WDT error is set, penetrating an alarm and stopping operation.
(3) Reset timing

The WDT is reset by the END instruction when SCPU operations have been completed within predefined periods.
(4) Error

Two types of WDT error codes, 22 and 25, are provided.
Error code 22 indicates that the END instruction was executed outside of the predefined periods.
Error code 23 indicates that the END instruction was not executed due to operations entering an endless loop (such as from a CJ instruction). (For further details, refer to Section 7.7 Error Codes.)
(5) Operation at an occurrence of WDT error When a WDT error occurs, the operational status of the SCPU becomes as follows:
(a) SCPU operation ceases and all outputs are set to OFF.
(b) The RUN LED on the SCPU front panel flickers.
(c) "WDT ERROR" is displayed when the setting of the option board is set to board information.

(6) Resetting method

The WDT present value is reset when the WDT reset (WDT) instruction is executed in the sequence program.
The WDT restarts timing at 0 .
The execution of the WDT instruction will not reset any scan time stored in D9017 to 9010.

(7) If the WDT error has occurred, check the error definition according to Section 10, reset, and remove the cause of error.

### 4.19 Operation Processing at Instantaneous Power Failure Occurrence

The SCPU detects any instantaneous power failure when the input line voltage to the power supply module falls below the defined value.
If the instantaneous power failure time is within the allowable value ( 10 ms ), the SCPU performs instantaneous power failure processing as described below;
(1) Instantaneous power failure within 10 ms
(a) The operation processing is stopped with the output retained.
(b) The operation processing is resumed when normal status is restored.
(c) The watch dog timer (WDT) keeps timing while the operation is at a stop.
For instance, if the WDT and scan time settings are 200 ms and 195 ms respectively, and instantaneous power failure of 10 ms will result in a WDT error.
(2) Instantaneous power failure over 10 ms

The SCPU is initialized and the sam operational process occurs that happen when the power is turned on or reset processing is undertaken.


Operation Processing at Occurrence oflnstantaneous Power Failure

### 4.20 RUN, STOP, PAUSE, STEP-RUN Operation Processing

The SCPU is operated in either of the RUN, STOP, PAUSE, and STEP-RUN states as described below.
(1) RUN operation processing

RUN indicates repeated operation of the sequence program in order of step 0 to END(FEND) instruction, then back to step 0.

When the SCPU is set to RUN, the output status at the time of STOP is provided in accordance with the STOP RUN output mode setting in the parameter.
After the switching from STOP to RUN, the processing period is usually 1 to 3 seconds until the sequence program operation restarts, depending on system configuration.
The processing shown in the flow chart below is repeated until RUN is switched to another state.

(2) STOP operation processing

STOP indicates a stop of the sequence program operation by using the RUN/STOP switch or remote STOP (Section).

When the SCPU is set to stop, the output status is saved and all outputs are switched off. Data other than the outputs $(\mathrm{Y})$ is retained.

The processing shown in the flow chart below is repeated until STOP is switched to another state.


STOP Operation Processing
(3) PAUSE operation processing

PAUSE indicates a stop of the sequence program operation with the output and data memory status retained.

The processing shown in the flow chart below is repeated until PAUSE is switched to another state.

For the procedure to set the SCPU in the PAUSE state, refer to Section.


For individual processings, refer to Section 4.15.

PAUSE Operation Processing
(4) STEP-RUN operation processing

STEP-RUN indicates a run mode which allows the sequence program operation processing to be stopped or continued per instruction using the peripheral equipment.

The execution state can be checked as the operation processing is stopped with the output and data memory status retained.

The processing shown in the flow chart below is repeated until STEP-RUN is switched to another state.


For individual processing, refer to Section 4.15.

STEP-RUN Operation Processing
(5) Relation between RUN/STOP switch control and SCPU operation processing.

| RUN/STOP | $\underbrace{\begin{array}{c} \text { SCPU Operation } \\ \text { Processing } \end{array}}$ | Sequence Program Operation Processing | External Output | Data Memory $(\mathbf{Y}, \mathbf{M}, \mathrm{L}, \mathrm{~S}, \mathrm{~T}, \mathrm{C}, \mathrm{D})$ | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RUN $\rightarrow$ STOP <br> STEP-RUN $\rightarrow$ STOP |  | Stopped | Output status is saved by the OS and all outputs switched off. | Status at the time of STOP is retained. |  |
| STOP $\rightarrow$ RUN |  | Started | Depends on the STOP RUN output mode set in the parameter. | Operation resumes in the status immediately prior to the STOP state. |  |
| RUN $\rightarrow$ PAUSE (with M9040 on) |  | Stopped | Output status is retained. | Status immediately prior to the PAUSE status is retained. | When M9040 is off, the operation processing performed is the same as when the RUN/STOP switch is in RUN position. (The PAUSE status is not set.) |
| STOP $\rightarrow$ STEP RUN <br> PAUSE <br> $\rightarrow$ STEP RUN | Operation stopped from the peripheral | Operation stopped at the step specified from the peripheral. |  | Status immediately prior to operation stop. |  |
|  | Operation resumed from the peripheral. | Operation resumed following the operation stopped step. |  | Operation resumes in the status immediately prior to operation stop. |  |
| PAUSE $\rightarrow$ RUN |  | Started | Operation resumes in the PAUSE output status. | Operation resumes in the status immediately prior to the PAUSE status. |  |

RUN/STOP Switch and SCPU Operation Processing
(6) Processing during stop of the sequence program operation.

|  | SelfDiagnosis | Timer/ Counter Present Value and Contact Status Update Update | Constant Scan Processing (with constant scan set) | Communication with IFMEN | $\begin{gathered} \text { Link } \\ \text { Refresh } \\ \text { Processing } \end{gathered}$ | Sampling Processing | RUN/ STOP Switch Position Check | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RUN (END processing) | Executed | Executed | Executed | Allowed | Allowed | Executed | Executed |  |
| Stop | Executed | - | - | Allowed | Allowed | - | Executed |  |
| PAUSE | Executed | - | - | Allowed | Allowed | - | Executed |  |
| $\begin{aligned} & \text { STEP } \\ & \text {-RUN } \end{aligned}$ | Executed | - | - | Allowed | Allowed | - | Executed | END processing is performed when the END (FEND) instruction is executed during STEP-RUN. In this case, the 10 ms timer present value is incremented by 1 every scan and the 100 ms timer present value is incremented by 1 every 10 scans. |

Processing during Program Operation Stop

The self-diagnosis function detects the occurrence of abnormal conditions within the CPU.

The special function modules self-check for error at power on and during run. When any error is detected, the CPU indicates the error and stops operation to prevent faults and ensure reliable operation.

At error detection:
The CPU may operate in either of two modes. These are the processing stop mode and the processing continue mode. In the processing continue mode, the CPU may be able to continue step processing for some types of errors, according to the parameter settings.

The occurrence and content of the error are stored in special relay (M) and special register (D). These should be used in the program, especially when in the continue mode, to prevent malfunction of the programmable controller or machinery.

If the self-diagnosis function is in the processing stop mode, operation is stopped at the point the error is detected and all outputs (Y) are set to OFF.

If the self-diagnosis function is in the processing continue mode, the program is executed continuously except for the portion in which the error occurred.

When an I/O module verify error is detected, processing continues with the I/O addresses used prior to the error. For self-diagnosed errors, see the table over page.

## POINT

(1) The two conditions listed in columns "CPU Status" and "RUN" LED Status of the RUN/STOP Switch and SCPU Processing Table can be changed by settings of peripheral equipment.
(2) The LED displays the message shown below only when an error has been detected using the "CHK" instruction in the "Processing Check Error". The message is displayed using board information set by the option board.


### 4.22 Self Diagnosis Function Table

|  | Diagnosis | Diagnosis Timing | CPU Status | $\begin{aligned} & \text { "RUN" } \\ & \text { LED } \\ & \text { Status } \end{aligned}$ | Error Message (Peripheral Device) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Memory error | Instruction code check | When corresponding instruction is executed | Stop | Flicker | INSTRCT. CODE ERR. |
|  | Parameter setting check | When power is switched on or reset performed <br> When switched from STOP/PAUSE to RUN/ STEP-RUN |  |  | PARAMETER ERROR |
|  | No END instruction | When M9056 or M9057 is switched on When switched from STOP/PAUSE to RUN/ STEP-RUN |  |  | MISSING END INS. |
|  | Instruction execution disable | When CJ, SCJ, JMP, CALL(P), FOR to NEXT instruction is executed When switched from STOP/PAUSE to RUN/ STEP-RUN |  |  | CAN'T EXECUTE (P) |
|  | Format (CHK instruction) check | When switched from STOP/PAUSE to RUN/ STEP-RUN |  |  | CHK FORMAT ERR. |
|  | Instruction execution disable | When interrupt occurs <br> When switched from STOP/PAUSE to RUN/ STEP-RUN |  |  | CAN'T EXECUTE (I) |
|  | No memory cassette | When power is switched on or reset performed |  |  | CASSETTE ERROR |
| CPU error | RAM check | When power is switched on or reset performed <br> When M9084 is switched on during STOP | Stop | Flicker | RAM ERROR |
|  | Operation circuit check | When power is switched on or reset performed |  |  | OPE. CIRCUIT ERR. |
|  | Watch dog error check | When END instruction is executed |  |  | WDT ERROR |
|  | END instruction unexecution | When END instruction is executed |  |  | END NOT EXECUTE |
|  | Endless loop executed | Always |  |  | WDT ERROR |
| I/O error | I/O unit verify | When END instruction is executed (Not checked when M9084 or M9094 is on) | Stop |  | UNIT VERIFY ERR. |
|  | Fuse blow | When END instruction is executed (Not checked when M9084 or M9094 is on) |  |  | FUSE BREAK OFF. |
| Special function module error | Control bus check | When FROM, TO instruction is executed | Stop | Flicker | CONTROL-BUS ERR. |
|  | Special function unit error | When FROM, TO instruction is executed |  |  | SP. UNIT DOWN |
|  | Link module error | When power is switched on or reset performed When switched from STOP/PAUSE to RUN/ STEP-RUN |  |  | LINK UNIT ERROR |
|  | I/O interruption error | When interrupt occurs |  |  | I/O INT. ERROR |
|  | Special function unit assignment error | When power is switched on or reset performed <br> When switched from STOP/PAUSE to RUN/ STEP-RUN |  |  | SP. UNIT LAY. ERR. |


|  | Diagnosis | Diagnosis Timing | CPU Status | $\begin{aligned} & \text { "RUN" } \\ & \text { LED } \\ & \text { Status } \end{aligned}$ | Error Message (Peripheral Device) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Special function module error | Special function module error | When FROM, TO instruction is executed |  |  | SP. UNIT ERROR |
|  | Link parameter error | When power is switched on or reset performed <br> When switched from STOP/PAUSE to RUN/-STEP-RUN | Run | On | LINK PARA. ERROR |
|  | Battery low | Always <br> (Not checked when M9084 is on) | Run | On | BATTERY ERROR |
| Operation check error |  | When corresponding instruction is executed |  |  | OPERATION ERROR |

### 4.23 SCPU Devices

The table below lists the program devices for use with the SCPU. Devices marked with a $*$ are set as required in the system parameters.


### 4.24 SCPU Parameters

(1) Parameter setting involves specifying the usable ranges of various functions and the assignment of user memory area within the SCPU unit.
The parameters are stored in the first 3 K bytes of the user memory area.
(2) The default values for the parameters are shown in the table below. The defaults may be used without alteration.
(3) the parameter settings may be changed for applications within the given limits. The parameters are set by peripheral equipment. Refer to the operating manuals of the peripheral equipment for information concerning parameter settings.

## Parameter Setting Ranges

|  |  | Default Value | Setting Range |
| :---: | :---: | :---: | :---: |
| Main sequence program capacity |  | 6K steps | 1 to 30 K steps (in units of 1 K step) |
| Sub-sequence program capacity |  | Absent | 1 to 30 K steps (in units of 1 K step) |
| File register capacity |  | Absent | 1 to $8 K$ points (in units of 1 K points) |
| Comment capacity |  | Absent | 0 to 4032 points (in units of 64 points) |
| Status latch | Memory capacity | Absent | $0 / 8$ to 24 KB |
|  | Data memory |  | Absent/present ( $0 / 8 \mathrm{~KB}$ ) |
|  | File register |  | Absent/present ( 2 to 16 KB ) |
| Sampling trace |  | Absent | 0/8 KB |
| Microcomputer program capacity |  | Absent | $\begin{aligned} & 0 \text { to } 58 \mathrm{~KB} \\ & \text { (in units of } 2 \mathrm{~KB} \text { ) } \end{aligned}$ |
| Setting of latch (power failure data retention) range | Link relay (B) | Only for L1000 to 2047 . <br> Absent for others. | $\begin{gathered} \text { BO to } 3 F F \\ \text { (in units of } 1 \text { point) } \end{gathered}$ |
|  | Timer ( $T$ ) |  | T0 to 255 (in units of 1 point) |
|  | Counter ( C ) |  | $\begin{gathered} C 0 \text { to } 255 \\ \text { (in units of } 1 \text { point) } \end{gathered}$ |
|  | Data register (D) |  | D0 to 1023 (in units of 1 point) |
|  | Link register (W) |  | W0 to 3FF (in units of 1 point) |

## Parameter Setting Ranges

| Item Setting |  | Default Value | Setting Range |
| :---: | :---: | :---: | :---: |
| Setting of link range | Number of link stations | Absent | 1 to 64 |
|  | Input ( X ) |  | $\begin{gathered} \text { X0 to } 7 \mathrm{FF} \\ \text { (in units of } 16 \text { points) } \end{gathered}$ |
|  | Output (Y) |  | $\begin{gathered} \text { Yo to 7FF } \\ \text { (in units of } 16 \text { points) } \end{gathered}$ |
|  | Link relay ( $B$ ) |  | $\begin{gathered} B 0 \text { to } 3 F F \\ \text { (in units of } 16 \text { points) } \end{gathered}$ |
|  | Link register (W) |  | WO to 3FF (in units of 1 point) |
| Setting of internal relay (M), latch relay (L), step relay (S) setting |  | $\begin{gathered} \text { M0 to } 999 \\ \text { L1000 to } 2047 \\ \text { Absent for } \mathrm{S} \end{gathered}$ | M/L/S0 to 2047 <br> $\mathrm{M}, \mathrm{L}, \mathrm{S}$ are serial numbers |
| Setting of timer |  | 100 ms : T0 to 99 10 ms : T200 to 255 | 256 points of $100 \mathrm{~ms}, 10 \mathrm{~ms}$, and retentive timers (in units of 8 points) Timers have serial numbers. |
| Setting of counter |  | No interrupt counter | 156 points of counters and interrupt counters (in units of 8 points)Timers have seria numbers. |
| I/O number assignment | Input (X) module | Absent | 0 to 64 points (in units of 16 points) |
|  | Output (Y) module |  |  |
|  | Special function module |  |  |
|  | Empty slot |  |  |
| Setting of remote RUN/PAUSE contact |  | Absent | X0 to 7FF <br> (1 point for each of RUN and PAUSE contacts. Setting of only PAUSE contact cannot be performed.) |
| Operation mode at the time of error | Fuse blown | Continuation | Stop/Continuation |
|  | I/O verify error | Stop |  |
|  | Operation error | Continuation |  |
|  | Special function unit check error | Stop |  |
| Annunciator display mode |  | $F$ number display | Display of only F number or alternate display of F number and comment (Only alphanumeric characters may be displayed for comment.) |
| STOP $\rightarrow$ RUN display mode |  | Operation status prior to stop is re-output. | Output before stop or after operation execution |
| Print title entry |  | Absent | All 128 characters from MELSAP |
| Keyword entry |  | Absent | Maximum. 6 digits in hexadecimal (0 to 9 , A to F ) |

### 4.25 SCPU Memory Operation

The SCPU has two memory modes, RAM operation and ROM operation.

The memory maps for RAM operation and ROM operation are shown below.

The types of data stored vary depending on the parameter settings.
(a) RAM operation

Beginning with the head address, the mapped RAM memory is, in order: the parameter area, the main program, and sub- program. Beginning with the last address, the mapped RAM memory is, in order: the comment, the file register, status switch, and sampling trace areas.
(b) ROM operation

The parameters and main program are stored in the ROM area. The sub-program is contained from the head address. Beginning with the last address, the mapped RAM memory is, in order: the comment, the file register, status switch, and sampling trace areas.


Parameter Settings and Memory Capacity

| Item |  | Unit of Settings | Memory Capacity | REMARKS | ROM Capabilities |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Main Program | Parameter, T/C values | - | 4 KB (fixed) | Yes | Parameters and T/C settings occupy 4 KB |
|  | Sequence program | 1K step | $\left[\begin{array}{l}\text { Main sequence } \\ \text { program capacity }\end{array}\right] \times 2 \mathrm{~KB}$ |  |  |
|  | Microcomputer program | 2 KB | $\left[\begin{array}{l}\text { Main microcomputer } \\ \text { program capacity }\end{array}\right] \mathrm{KB}$ |  |  |
| Sub Program | T/C settings, etc. | - | 6 KB (fixed) | None | Values of the T/C settings, and the storage area of the PI addresses occupy 6 KB . |
|  | Sequence program | 1K step | $\left[\begin{array}{l}\text { Main sequence } \\ \text { program capacity }\end{array}\right] \times 2 \mathrm{~KB}$ |  |  |
|  | Microcomputer program | 2 KB | $\left[\begin{array}{l}\text { Main microcomputer } \\ \text { program capacity }\end{array}\right] \mathrm{KB}$ |  |  |
| Sampling trace |  | Absent/Present | $0 / 8 \mathrm{~KB}$ |  |  |
| Status Latch | Data memory | Absent/Present | 0/8 KB |  | The capacity for the memory of the file register status latch is set by the number of file registers set by the parameters. |
|  | File register | Absent/Present | $\left[\begin{array}{l}\text { File register } \\ \text { memory capacity }\end{array}\right] \mathrm{KB}$ |  |  |
| File Registers |  | 1 K points | $\left[\begin{array}{l}\text { File register } \\ \text { points }\end{array}\right] \times 2 \mathrm{~KB}$ |  |  |
| Comments |  | 64 points | $\frac{\text { (Comment points) }}{64}+1 \mathrm{~KB}$ |  | 1 KB is occupied by the system when the comment capacity is set. |

## POINT

The amount of usable memory varies depending upon the parameter settings.

### 4.26 SCPU I/O Assignment

The initial processing of the SCPU automatically assigns the I/O addresses of the I/O modules and special function modules, loaded on Remote Stations of MELSECNET.

It is not necessary to set the I/O assignments using the peripheral equipment.
(1) Advantages of setting $/ / O$ assignments in relation to the remote I/O stations:
(a) Conserving the number of $1 / O$ points of empty slots Setting " 0 " as the number of $1 / O$ points for the empty slots will conserve the number of I/O points occupied by empty slots.
For example, empty slots occupy 48 points when the A35B base unit is used. 48 points can be conserved by using the peripheral equipment to set the number of assignment points to 0 .
(b) Reserving $1 / O$ points

32,48 , and 64 points can be reserved for empty slots in anticipation of future system extension.
Reserving I/O points makes it easy to extend and modify sequence programs since it is not necessary to change the addresses for each of the I/O modules.

(2) Precautions related to $1 / O$ assignments
(a) With the SCPU, slots 0 and 1 are used by the system. When setting I/O assignments, assign the special 32 points for slot 0 , and the special 32 points and special 48 points for slot 1 , which are set by the I/O points setting jumpers. See Section 4.11
Slot 0 is used for the transfer of data between SCPU and IFMEM. Assign to the special function module 32 points. Slot 1 is used for the MELSECNET/MINI-S3 master module. Assign to the special function mode $32 / 48$ points.
(b) When configuring a MELSECNET remote I/O system with the SCPU as the master station, all remote I/O station areas must be assigned when setting I/O assignments. I/O assignments cannot be made for only some of the slots (remote I/O stations).

### 4.27 SCPU Functions

The SCPU functions are listed below.

| Function | Description | Refer to: |
| :---: | :--- | :--- |
| Constant scan | Executes the sequence program at the predetermined intervals <br> independently of the scan time. <br> Setting allowed between 10 and 2000 ms. | Section 4.28 |
| LATCH <br> (power failure <br> data retention) | Retains device data if the PC is switched off or reset, or if <br> instantaneous power failure occurs 20ms or longer. <br> L, B, T, C, D and W can be latched. | Section 4.29 |
| Remote RUN/STOP | Allows remote run/stop from external device (e.g. peripheral, external <br> input, computer) with RUN/STOP switch in RUN position. | Section 4.30 |
| PAUSE | Stops operation with the output (Y) status retained. <br> Pause function may be switched on by any of the following ways: <br> RUN/STOP switch on the front of the CPU. <br> Remote pause contact <br> Peripheral | Section 4.31 |
| Status latch | Stores all device data to the status latch area of the memory cassette <br> when the status latch condition is satisfied. <br> The stored data can be monitored by the peripheral. | Section 4.32 |
| Sampling trace | Samples the specified device operating status at predetermined <br> intervals and stores the sampling result in the sampling trace area of <br> the memory cassette. <br> The stored data can be monitored by the peripheral. | Section 4.33 |
| Step run | Executes the sequence program per instruction. <br> Step run may be executed in either of two ways: <br> a) By specifying the loop count. <br> b) Per instruction. | Section 4.34 |
| Offline switch | Allows the device (Y, M, L, S, F, B) used with the OUT instruction to be <br> disconnected from the sequence program operation processing. | Section 4.35 |
| Real Time Clock | Executes clock operation in the CPU module. <br> Clock data includes the year, month, day, hour, minute, second, and <br> day of the week. <br> Clock data can be read to special registers D9o25 to D9028. | Section 4.36 |

### 4.28 CONSTANT SCAN

## APPLICATION

Variations in positioning may occur due to the execution and non-execution times of instructions in the sequence program. Variations in positioning can be minimized through use of the constant scan function.

## FUNCTION

(1) Definition

The constant scan function uniformly sets the processing time for each scan of the sequence program.

(2) Setting range
(a) The constant scan settings can be wirtten to D9020 in 10 ms increments between the value of 1 to 200 . When values other than 1 to 200 are written to D9020 the following becomes true.

- -32768 to $0 \cdots$ No constant scan setting
- 1 to 200 .......... Constant scan setting 10 to 2000 ms
- 201 to 32767 … Constant scan setting 2000 ms
(b) The following shows the relationship between D9020 and WDT (watch dog timer)
(D9020 value) (WDT value)-1
A WDT error may occur if the value set in D9020 is greater than that given in the above formula.


## (3) Program example

The following is a program example of a constant scan setting and termination.
(a) To set constant scan to 200 ms .

(b) To terminate constant scan

(4) Operation
(a) Constant scan is executed for scan beginning with the scan in which the set value is written to D9020.


Constant Scan Execution
(b) The constant scan setting must be greater than the maximum scan time in the sequence program.

The constant scan is not executed normally if its setting is shorter than the program scan time.


Scan Time Longer Than Constant Scan Setting
(5) Accuracy
(a) Any of the following interrupt processings is allowed when there is wait time during END processing. The constant scan accuracy may therefore be deteriorated by the corresponding interrupt processing time.

| Interrupt | Processing Time |
| :---: | :---: |
| I/O interrupt | General processing of data from IFMEM and MELSECNET <br> 0.2 to 0.5 ms <br> Interrupt from IFMEM $0.2 \mathrm{~ms}+$ ( 116 interrupt program execution period) |
| 10 ms interrupt | $1.0 \mathrm{~ms}+129$ to 131 interrupt program execution period |
| Interrupt from peripheral | 0.2 ms |

When one or more of the above interrupts have occurred, total processing time is the sum of the individual interrupt processing time.

## OPERATION

(a) To execute constant scan

1) Write the set value to D9020 in the sequence program; or
2) Write the set value to D9020 in test mode of the peripheral.
(b) To terminate constant scan
3) Write 0 to $D 9020$ in the sequence program; or
4) Write 0 to D9020 in test mode of the peripheral.
(c) To change the set value during SCPU RUN
5) Modify the program which writes the constant scan set value to D9020 using the peripheral, rewrite it during RON, and switch on the constant setting instruction; or
6) Write a new value to D9020 in the test mode of the peripheral.

## CAUTION

(a) D920 is cleared when the PC is switched on or reset. The following program is required to initiate constant scan after power on or reset.

(b) The constant scan is not executed normally if an instantaneous power failure occurs less than 10 ms because constant scan period is prolonged by instantaneous power failure period.

### 4.29 LATCH

## APPLICATION

Retains data if an instantaneous power failure occurs for more than 10 ms during continuous control.

## FUNCTION

(1) Definition

The latch function retains device data stored in the SCPU if the SCPU is turned OFF or reset, or if an instantaneous power failure has occurred for more than 10 ms .
(2) Devices latched

1) Latch relay (L)
2) Link relay (B)
3) Timer ( $T$ )
4) Counter (C)
5) Data register (D)
6) Link register (W)
(3) Clearing latched data
(a) Latched data may be cleared in either of two ways:
7) Set the RUN/STOP switch to STOP and press the L.CLR switch.
8) Clear all devices from the GPP/HGP/PHP.
(b) Clearing latched data clears unlatched data at the same time.

## OPERATION

Retains data if an instantaneous power failure occurs for more than 10 ms during continuous control.

## CAUTION

(a) Device content stored in the latch range is backed by the battery (K6BAT) located on the A7BD-A3N-B circuit board. The battery is therefore required, since the sequence program is stored in a ROM during normal operations.
(b) Latched/unlatched device data is stored in the SCPU module. The data in the latch range is therefore lost if the battery connector is disconnected while the power is off.

### 4.30 REMOTE RUN/STOP

## APPLICATION

(a) RUN/STOP may be executed at remote locations without controlling the RUN/STOP switch on the SCPU front panel when:

1) The SCPU is out of reach.
2) The SCPU is contained in a control box.

## FUNCTION

(1) Definition

The Remote RUN/STOP controls run/stop of the SCPU from an external device (e.g. peripheral, external input, IFMEM) when the RUN/STOP switch is in the RUN position.
(2) Operation

1) Remote stop

The SCPU is set to STOP after the sequence program is executed up to the END (FEND) instruction.
2) Remote run

After remote stop, remote run sets the SCPU back to RUN to execute the sequence program from step 0 .

## OPERATION

(a) Remote RUN/STOP may be executed using one of the following methods:

1) Remote run contacts (external input to be set by the peripheral);
2) Peripheral;
3) IFMEM

## Remote run contacts

RUN/STOP of the SCPU is conducted by setting to ON/OFF the remote RUN contacts specified by the parameter settings, as shown below.

Remote run contacts $\left\{\begin{array}{l}\text { OFF } \cdots \cdots \cdots \cdot \text { RUN state } \\ \text { ON } \cdots \cdots \cdots \cdot \text { STOP state }\end{array}\right.$


RUN/STOP Timing Using Remote Run Contacts
Peripheral, IFMEM
The SCPU is set to RUN/STOP by remote RUN/STOP command from the peripheral or IFMEM.


Fig. 4.11 RUN/STOP Timing Using Peripheral or IFMEM

## CAUTION

(a) Note the following as the SCPU gives priority to STOP.

1) The SCPU module is set to stopP when the remote stop command is given from any of the remote RUN contacts, peripheral, or IFMEM.
2) To set the SCPU module from STOP state back to RUN, the remote run command must be provided by the external factor (remote RUN contacts, peripheral, IFMEM) which has set the CPU to STOP.

### 4.31 PAUSE

## APPLICATION

The PAUSE function allows process control, etc., to be continued after the SCPU module is set to STOP.

## FUNCTION

(1) Definition

The PAUSE function stops the operation processing of the SCPU while holding the state of all outputs (Y).
(2) Operation
(a) M9041 is switched ON at the END of a scan during which the PAUSE state has been set.
The operation processing stops when the next scan has been executed to the END (FEND) instruction after M9041 is switched on.
(b) The SCPU retains all output states after operation of one scan after M9041 is switched ON.
Any output that should be switched off in PAUSE state must be interlocked using M9041.
(a) The SCPU may be set to PAUSE using one of the following:

1) The RUN/STOP switch;
2) The peripherals;
3) The IFMEM.

## RUN key switch

Operation is stopped when the RUN key switch has been set to "PAUSE" and the next scan has been executed to the END (FEND) instruction.
Operation is resumed by setting the RUN key switch to RUN or by switching M9040 to OFF using a peripheral.


PAUSE Timing Using the RUN/STOP Switch

## Remote PAUSE contacts

(1) Operation is stopped when the remote PAUSE contacts and M9040 are set simultaneously to ON and the next scan has been executed to the END (FEND) instruction.
(2) Operation is resumed by setting either the remote PAUSE contacts to OFF or by switching M9040 to OFF by a peripheral, IFMEM, etc.


PAUSE Timing by Remote PAUSE Contacts

## Peripheral and MCPU

1) Operation is stopped when the remote PAUSE instruction is received from the peripheral and the next scan has been executed to the END (FEND) instruction.
2) Operation is resumed when the remote RUN instruction is received from the peripheral.


PAUSE Timing by Peripheral and IFMEM

### 4.32 STATUS LATCH

## APPLICATION

The status latch can be used to check device data when a given condition is satisfied during debugging.

## FUNCTION

(1) Definition

The status latch function allows the contents of all devices to be stored in the status latch area when the SLT instruction is executed.
The date stored in the status latch area can be read and monitored by a peripheral (with an exception of the PU).
(2) Stored data
(a) The content of the devices stored in the status latch area are the following:

1) $X, Y, M, L, S, F, B$
ON/OFF data
2) $T, C$
Contact, coil ON/OFF data and present value of contacts and coils
3) $D, W, A, Z, V, R \cdots \cdots \cdots \cdots \cdot$ Stored data
(3) Data storing timing
(a) Data is stored into the status latch area when the SLT instruction is executed.
Any device data that has changed after the execution of the SLT instruction is not stored into the status latch area.
(b) The following circuit provides an example of data storage when the SLT instruction has been executed.

## [Circuit Example]



Timing chart
Monitoring the status latch data

| X 0 | X 1 | Y 10 | Y 11 | Y 12 |
| :--- | :--- | :--- | :--- | :--- |
| ON | ON | ON | ON | OFF |



Y10 and Y11 are on as they were before the execution of the SLT instruction.
....Y12 is off even when $X 0$ is on as $Y 12$ was off at the execution of the SLT instruction.

## OPERATION

(a) Setting the status latch area

The parameter setting of the peripherals, with the exception of the PU, set the status latch area and are written to the SCPU.
(b) Executing the status latch

Data is written to the status latch area when the SLT instruction is executed using the sequence program.
(c) Resuming the status latch

To Reset the SLT instruction by euecuting the SLTR instruction. This will cawse the SLT instruction to be executed again after it has been executed in the sequence program.

## CAUTION

(1) Execution of the SLT instruction increases scan time as indicated below.
The watch dog timer of the SCPU should be set in consideration of the increase in scan time.

|  | Device Memory Only | Device Memory and <br> File Register |
| :---: | :---: | :---: |
| Processing time (ms) | 8.5 ms | 24.6 ms |

### 4.33 SAMPLING TRACE

## APPLICATION

The sampling trace shortens the time required for debugging by allowing the periodic monitoring of the contents of devices being used in programs.

## FUNCTIONS

(1) Definition

The sampling trace stores data sampled at specified intervals (sampling periods) of the specified device in the sampling trace area.
Execution of the STRA instruction results in sampling occurring a specified number of times and the data results being stored in the sampling trace area.
The data stored in the status latch area can be read and monitored by a peripheral (with exception of the PU).

(2) Devices used
(a) The devices which may be used for the sampling trace are the following:

1) Bit devices ( $X, Y, M, L, S, F, B, T / C$ coil, $T / C$ contact)
......... Maximum 8 points
2) Word devices (T/C present value, D, W, R, A, Z, V)
......... Maximum 3 points

## OPERATION

(a) Setting the sampling trace area

Specify the sampling trace area using a peripheral (with the exception of the PU) and write to the SCPU.
(b) Setting the sampling trace data

Set the following data using a peripheral (with the exception of the PU) and write to the SCPU.

1) Number of sampling trace times
2) Devices to be traced
3) Sampling period
(c) Starting the sampling trace

Sampling trace may be initiated using one of the two following methods:

1) Peripheral (with the exception of the PU)
2) Switching on M9047.
(d) Terminating and stopping the sampling trace

To terminate:

By executing the STRA instruction in a sequence program, sampling is executed the specified number of times, data is latched, and the sampling trace is terminated.

To stop:

Sampling trace may be stopped by either of the following methods.

* Using a peripheral (with the exception of the PU) * Switching OFF M9047
(e) Checking the sampling trace area data using the peripheral (with the exception of the PU).
(f) Resuming the sampling trace

Execute the STRAR instruction using the sequence program to resume the sampling trace.

### 4.34 STEP-RUN

## APPLICATION

The high speed of normal SCPU operation sometimes makes timing difficult to turn input signals ON/OFF during debugging. STEP-RUN operation executes the sequence program in a manner that allows monitoring of the actual status of the sequence program and content of each device when the input signals are turned ON/OFF.

## FUNCTION

(1) Definition

STEP-RUN operation executes the sequence program operation one instruction at a time.

(2) Types

> 1) Specified loop count $\cdots \cdots \begin{aligned} & \text { Operation is stopped at the speci- } \\ & \text { fied step after the SCPU sequence } \\ & \text { program is executed the specified }\end{aligned}$ number of scans.

| Specified loop count | Step by Step |
| :---: | :---: |
|  |  |

(3) Output (Y) state with RUN/STOP switch in STEP-RUN
(a) The RUN/STOP switch may be set to STEP-RUN in either of the two ways:

1) RUN PAUSE STEP-RUN

When the switch is set to STEP-RUN, operation is stopped with all outputs maintaining at the state set immediately prior to the switch being set to STEP-RUN.


## Timing for RUN PAUSE STEP-RUN

## 2) RUN STOP STEP-RUN

Depending on the setting of the parameter STOP RUN display mode, the following conditions are set.

* "Re-output operation conditions of that prior to STOP": When set to OFF and operation is stopped.
When set to STEP-RUN, the output status at the time STOP was set is output while operation is stopped.
* "Output after operation executed"

When set to STOP, all output are set to OFF and operation is stopped.
When set to STEP-RUN, the output status at the time STOP was set is not re-output while operation is stopped.


Timing for RUN STOP STEP-RUN
(4) Timer, special timing clock processings during step-run
(a) The processing used for the timers during execution of the sequence program and the special timing clocks (M9030 to M9034) is as follows:

1) Timers
a) 10 ms timer $\cdots \cdots \cdots .10 \mathrm{~ms}$ incremented every scan
b) 100 ms timer $\cdots \cdots .100 \mathrm{~ms}$ incremented every 10 scans
2) Special timing clocks
a) M9030 ( 0.1 s clock) $\cdots$ Switched on/off every 5 scans
b) M9031 ( 0.2 sclock) $\cdots$ Switched ON/OFF every 10 scans
c) M9032 (1s clock)…… Switched on/off every 50 scans
d) M9033 ( 2 sclock) $\cdots \cdots$. Switched on/off every 100 scans
e) M9034 (1m clock) $\cdots \cdots$ Switched on/off every 3000 scans

## OPERATION

(a) Set the RUN/STOP switch to STEP-RUN.
(b) Use the peripherals (with the exception of the PU) to execute step operation.
Refer to the operating manuals of the peripheral equipment (with the exception of the PU) for information concerning step operation.

## CAUTION

(a) When the step-run is performed with the loop count specified, the number of loops is counted when the step specified to stop the operation is executed.
Therefore, if the step specified to stop the operation is not executed by an instruction such as CJ , the number of loops is not counted.
(b) When the RUN key switch is switched from STEP-RUN STOP or RUN STOP, the status of the output existing immediately prior to the STOP is stored in the internal memory of the SCPU at the time STOP was set.
When the RUN key switch is switched from STOP STEP-RUN or STOP RUN, the status of the output existing immediately prior to the STOP is stored in the internal memory of the SCPU at the time STOP was set.
When the RUN key switch is switched from STOP STEP-RUN or STOP RUN, the outputs stored in the internal memory of the SCPU is output again prior to operation being restarted. If the outputs stored in the internal memory of the SCPU at the time STOP status was set are not to be output again, switch STOP STEP-RUN or STOP RUN after resetting.

### 4.35 OFFLINE SWITCH

## APPLICATION

The OFFLINE switch allows the following checks to be conducted in the test mode of the peripherals by disconnecting the output of the OUT instructions from the sequence program.

1) Output module operation check
2) Output module and external device wiring check

## FUNCTION

(1) Definition
(a) The OFFLINE function disconnects devices ( $Y, M, L, S, B, F$ ) used with the OUT instruction from the sequence program.
(b) Online/Offline status is set when the imaginary OFFLINE switches, as those shown below, are closed/opened.

1) Opening the OFFLINE switch Offline status is set. The OUT instruction device is disconnected from the sequence program.
2) Closing the OFFLINE switch

Online status is set. The OUT instruction device is controlled by the sequence program.


Online/Offline Status
(2) Device status in offline mode
(a) OUT instruction devices remain in the state that they were immediately prior to entering offline mode.
(b) If set/reset is forced by the peripheral in offline mode, devices remain in the state that they were forced.

## OPERATION

(a) Setting the OFFLINE switch

Set the OFFLINE switch using the peripheral.
(b) Canceling the OFFLINE switch

1) Use the peripheral.
2) Reset the SCPU.

## CAUTION

After the test operation is over, the OFFLINE switch must be canceled to enter online mode.

### 4.36 Real Time CLOCK FUNCTION

## APPLICATION

(a) Allows real-time clock management by using the clock of one SCPU.
(b) Allows time management using a single SCPU when data link operations are being executed.

## FUNCTION

(1) Definition

Allows the clock to be operated in accordance with the data set in the SCPU.
When power to the programmable controller is turned off, the clock is operated by the memory cassette battery.
(2) Clock data
(a) The clock data includes the year, month, day, hour, minute, second and day of the week, and is set to the clock devices.

1) Year...Expressed by the 2 least significant digits
2) Leap year...Automatically updated
3) Time... 24 hours basis ( 0 to 23 o'clock)
(b) Clock data may be set and read by using special relays and registers.
(c) Clock data accuracy depends on the ambient temperature.

| Ambient <br> Temperature (C) | Accuracy (Weekly difference, Section) |
| :---: | :---: |
| +40 | +15.5 |
| +25 | +2.75 |
| 0 | +6.5 |

(d) When M9027 is set to ON, the following clock data is displayed on the option board: month, day, hour, minute, and second. Since error messages are given higher priority, clock data will not be displayed when an error occurs.
(3) Special relays, registers
(a) Special relays

| Device | Description | Erplanation |
| :--- | :--- | :--- |
| M9025 | Clock data <br> set request | Writes clock data from D9025 through D9028 to the clock devices after the END <br> instruction is executed during the scan when M9025 is switched on. |
| M9026 | Clock data <br> error | Switched on when any clock data set is not BCD. |
| M9027 | Clock data <br> display | When M9027 stays ON, clock data is displayed to the LED on the front panel of the <br> CPU module. |
| M9028 | Clock data <br> read request | When M9028 stays ON, clock data is read to D9025 to D9028 after the END <br> instruction is executed. |

(b) Special Registers


## OPERATION

(a) Writing the clock data to clock devices

1) Store the clock data to $D 9025$ to $D 9028$ in BCD code.
2) Switch on M9025

## CAUTION

(a) The clock data must be written to the clock when using the clock function.
(b) All clock data must be stored in D9025 to D9028 even when part of the data is modified.
(c) Normal clock operation cannot be performed if invalid data is written.

## Example

Month: 13
Day: 32
(d) Clock operation is backed up by the battery located on the A7BD-A3N-B circuit board. Clock operation will be discontinued if the battery connector is disconnected.

## 5. PRE-OPERATION SETTINGS AND PROCEDURES

### 5.1 Handling

This section gives handling instructions for the A7BDE-A3NPT32S3 A3-CPU Programmable Controller option card.
(1) The A7BDE-A3N-PT32S3 is packaged in a wrapping that protects against damage by static electricity. Be sure to enclose the A7BDE-A3N-PT32S3 in this special wrapping whenever it is being moved or stored.
(2) Do not touch the components or conductive areas on the printed board, because damage may be caused by static electricity.
(3) When mounting the A7BDE-A3N-PT32S3, hold the printed circuit board by the edges or the mounting fixtures. Insert the connector into the circuit firmly.
(4) Do not drop the A7BDE-A3N-PT32S3 or subject it to shocks.
(5) Do not remove the printed circuit board from the mounting fixtures, as damage may result.
(6) When mounting the A7BDE-A3N-PT32S3, ensure that no wire cutoffs enter from the upper sections.
(7) Tighten the A7BDE-A3N-PT32S3 fixing screws (M4) to a torque of 12 to $19 \mathrm{Kg.cm}$.

### 5.2 A7BDE-A3N-PT32S3 Nomenclature

The following section describes the components, their names, and locations on the A7BDE-A3N-PT32S3 interface board.

### 5.3 A7BDE-A3N-PT32S3A Nomenclature



| Number | Name | Description |  |
| :---: | :---: | :---: | :---: |
| (1) | Mounting fixture | Fixture for fixing the A7BDE-A3N-PT32S3A printed board onto the PC-AT ${ }^{\text {a }}$. |  |
| (2) | Connector for the A7BDE-A3N-B printed baard | Connector for connecting the A7BDE-A3N-PT32S3A printed board and the A7BDE-A3N-B printed board via the ACP2PC cable. |  |
| (3) | Jumper for the use mode switch | This jumper determines whether the master module operates in the extension mode or the I/O dedicated mode. <br> Extension mode ......................Jumper is placed in the "48" position. <br> I/O dedicated mode ...............Jumper is placed in the " 32 " position. <br> REMARK <br> 1. The jumper is set in the " 32 " position when shipped from the factory. <br> 2. " 32 " and " 48 " are the number of $/ / O$ points in the master module when set in the corresponding mode. |  |
| (4) | Mode setting switch | Sets the operation mode to MELSECNET/MINI (For more details, see Section 5.9) |  |
| (6) | Connector for twisted-pair link | Connector for twisted pair link of MELSECNET/MINI-S3 |  |
|  |  | Pin No. Signal | Remarks |
|  |  | 1 SDA | (1) The SG of pin No. 6 to 7 set internally. <br> (2) Connector type $17 \mathrm{JE}-23090-02-\mathrm{D} 8 \mathrm{~A}$ (DDK) <br> (3) The A7BDE-A3N-PT32S3A does not have an FG terminal. Connect the shield of the shielded cable to the connector cover. |
|  |  | 2 SDB |  |
|  |  | 3 RDA |  |
|  |  | 4 RDB |  |
|  |  | $5 \quad$ Not Used |  |
|  |  | 6 SG |  |
|  |  | 7 SG |  |
|  |  | 8 SG |  |
|  |  | 9 SG |  |
| (7) | Connector for the optical fiber cable | This connector is used for an optical fiber cable when communication with remote units is conducted via an optical data link. <br> RD(IN) : Connected to SD(OUT) of the previous station. <br> SD(OUT) : Connected to RD(IN) of the succeeding station. |  |
| (8) | LEDs for operation status display | Indicates the operation status of the MELSECNET/MINI. |  |
|  |  | LED Name | Content |
|  |  | RUN | Lit when master module is operating normally. Out when a hardware error occurs. |
|  |  | SD | Flickers during data sending. |
|  |  | RD | Flickers during data receiving. |
|  |  | RD.E | Lit when receive data error occurs. |
|  |  | L.E | Lit when loop error occurs. |
|  |  | RM.E. | Lit when communication error occurs in a station within the loop. |


| Number | Name | Description |
| :---: | :---: | :---: |
| (9) | Installation socket for the initial data ROM | This socket is used to install the ROM containing the initial data when the master module is used in the extension mode. (The ROM need not be when the master module is used in the dedicated mode.) Initial data is written to the ROM using the SW MINIP type system floppy disk. |
| (10) | Installation socket for the message | This socket is used to install the ROM containing message data used for display on the LCD of the operating box when the operating box is used in the MINI-S3 link. (The ROM need not be installed when the operating box is not used.) <br> Message data is written to the ROM using the SW --MINIP type system floppy disk. |

### 5.4 A7BDE-A3N-B.C Nomenclature



| Number | Name | Description |
| :---: | :---: | :---: |
| (11) | Mounting fixture | Fixture for fixing the A7BDE-A3N-B and C printed boards onto the PC-AT ${ }^{\text {B }}$ module. |
| (2) | Connector for the A7LU1P21/R21 | Connector for connecting the A7BDE-A3N-B and C printed boards and the A7LU1P21/R1 (MELSECNET data link module) printed board via the ACP2LU1 cable. |
| (3) | Connector for the A7BDE-A3N-PT32S3A | Connector for connecting the A7BDE-A3N-B and C printed boards and the A7BDE-A3NPT32S3A printed board via the ACP2PC cable. |
| (4) | Battery (K6BAT) | Battery for backup power for the IC-RAM memory and latching function during power failures or when power is not ON. |
| (5) | Jumper 1 | Set to AT when shipped. Do not change. |
| (6) | Jumper 2 | Set to 100 H when shipped. May also be set to 300H. See Section 5.15. |
| (7) | Board interrupt setting switch | This dial sets the A7BDE-A3N interrupt (IRO) number. For details see Section 5.16. |
| (8) | Board No. setting switch | This dial sets the A7BDE-A3N Board Number. For details see Section 5.15. |
| (9) | ROM/RAM memory switching protection switch | The area protected in the RAM memory varies depending on the setting of the ROM/RAM switch setting. This switch should be set to ROM if the sequence program is stored in the ROM and to RAM if stored in the RAM. See Section 5.17. |
| (11) | LATCH CLEAR switch | The LATCH CLEAR switch sets to either OFF or 0 the device memories of devices with latch ranges set by parameters. Note that the special relays (M9000 to 9255), special registers (D9000 to 9255), and file registers are not affected. (Effective only when the RUN/STOP switch is in STOP.) |
| (12) | RUN/STOP key switch | RUN: Executes operation of sequence program <br> STOP: Stops operation of sequence program <br> PAUSE: Stops operation of the sequence program while maintaining output status of conditions existing just prior to the pause. <br> STEP-RUN: Executes step operation of the sequence program |
| (13) | ERROR LED | Lit: A watch dog timer error or self-diagnosis error occurred due to faulty hardware. Flicker: Annunciator (F) was set. |

## 5. PRE-OPERATION SETTINGS AND PROCEDURES

| Number | Name |  |
| :---: | :---: | :--- |
| (14) | RUN LED | Indicates SCPU operation status. <br> Lit: Operation being conducted with RUN/STOP key switch in either RUN or STEP-RUN. <br> Extinguished: Operation stopped with the RUN/STOP key switch in either STOP or PAUSE, or a <br> WDT (error code 25) error has occurred. <br> Flicker: An error stopping operation occurred during self-diagnosis. Flickering also occurs for <br> about 2 sec. when a LATCH CLEAR has been executed. |
| (15) | RS-422 connector | Connector for peripherals <br> (Use protective cover when not in use.) |
| (16. | Connector for the <br> battery leads | Connects the K6BAT red lead to + terminal of CON5, blue lead to the - terminal of CON6. |
| ROM socket | Connects ROM in which the sequence program is loaded. Ensure that the installed memory is <br> of the same type. <br> Even and odd (address) memories should be installed in the EVEN and ODD locations <br> respectively. |  |

### 5.5 A7LU1EP21/R21 Nomenclature




| Number | Name | Description |
| :---: | :---: | :---: |
| (4) | Station number setting switch | This switch is used to set station numbers for the MELSECNET data link * Sets station numbers 00 to 64 . <br> * X10 sets the tens column of numbers. <br> * X1 sets the ones column of numbers. <br> * Setting for the master station is " 00 ". <br> * Settings for the local stations are " 01 " to " 64 ". |
| (6) | Connector for fiber optic cable | (1) The cable terminals are configured in the following manner. <br> (2) The cables are connected in the following manner. <br> IN : Connected to OUT of the previous station. <br> OUT: Connected to IN of the next station. |
| (7) | Connector for coaxial cable | (1) The cable terminals are configured in the following manner. <br> (2) The cables are connected in the following manner. <br> (IN)R-SD : Connected to the (OUT)RRD of the previous station <br> (IN)F-RD: Connected to the (OUT)FSD of the previous station <br> (OUT)F-SD: Connected to the (IN)FRD of the next station <br> (OUT)R-RD: Connected to the (IN)RSD of the next station |



### 5.6 Pre-Operation Settings and Procedures

The following sections provide the various procedures, names, and settings required prior to operation of the A7BDE-A3NPT32S3.

### 5.7 Pre-Operation Settings Procedure Flow Chart




### 5.8 A7BDE-A3N-PT32S3A/B.C and A7LU1EP21/R21 Hardware Settings

The following sections describe how to select and set the various hardware switches, required before operation of the cards may begin. Ensure that the PC is off when new settings are being made.

### 5.9 A7BDE-A3N-PT32S3A MELSECNET/MINI-S3 Mode Setting

The A7BDE-A3N-PT32S3A MELSECNET/MINI-S3 option card has five operating modes: three online modes and two test modes. They are selected by means of a dial switch located near the top of the card. The function of each mode is described in the table below. For further details, please consult the MELSECNET/MINI User's Manual.

| Switch No. | Switch Name | Contents | Remarks |
| :---: | :---: | :---: | :---: |
| 0 | ONLINE (A.R.) | System automatically returns to online. When a communication error occurs in a remote I/O station, only that station is disconnected. I/O refreshing continues with other properly operating stations. The disconnected station automatically returns to the system when the station status returns to normal. | Online mode |
| 1 | ONLINE (U.R.) | System does not automatically return to online. <br> When a communication error occurs in a remote I/O station, only that station is disconnected. I/O refreshing continues with other properly operating stations. Even if the station with which the communication error occurred returns to normal, it does not return to the system unless a startup is performed. | Online mode <br> When online status is not automatically returned to the system, the outputs of the remote I/O station in which the communication error occurred are all set to OFF regardless of the E.C. MODE switch settings (ON/OFF) of the remote I/O station. |
| 2 | ONLINE (E.S.) | System stops when an online error is detected. <br> When a communication error occurs in a remote I/O station, even only one, all remote I/O stations disconnect from the system (1/O refresh is stopped). Even if the station with which the communication error occurred returns to normal, it does not return to the system unless a startup is performed. | Online mode |
| 3 | TEST 1 | Line check mode <br> This mode checks for hardware errors in the MINI link and breaks in the cables. | Test mode |
| 4 | TEST 2 | Luminous energy check mode measures the level of luminous energy on the receiving side of the remote I/O stations participating in the optical data link. | Test mode |
| $\begin{aligned} & 5 \\ & 5 \\ & 9 \end{aligned}$ | - | Not used. | When the switch number is set to 5 , the TEST LED will light although there is no cause for an error. When the switch numbers are set to 6 through 9, the RUN LED and TEST LED all extinguish. |

### 5.10 A7BDE-A3N-PT32S3A MELSECNET/MINI-S3 Line Check Mode

Line check mode is used to check the transmitting/receiving hardware, and check for fiber optic/twisted pair cable breakage. The general procedure is given in the flow chart below.


## POINT

In an optical system, line check should only be performed after measuring the luminous energy of the loop.

### 5.11 A7BDE-A3N-PT32S3A MELSECNET/MINI-S3 Luminous Energy Check Mode

This mode is used to test the received luminous energy at the RD terminals, and to determine if the fiber optic cable connectors have been correctly fabricated. The general procedure is given in the flow chart below.


## POINT

The luminous energy check is performed using an optical power tester available from Mitsubishi Electric.

### 5.12 A7LU1EP21/R21 Mode and Station Number Setting

The A7LU1EP21/R21 MELSECNET interface option card has eight operating modes: three on-line modes and five test modes. They are selected with a dial switch located near the top of the card. The function of each mode is described in the table below. For further details, please consult the Type Datalink User's Manual.

| Dial Number | Mode Name | Description |
| :---: | :---: | :---: |
| 0 | On-Line Auto Return | Enables network communication, and will automatically return a normally operating station back Online after any faults have occurred. |
| 1 | On-Line <br> No Auto Return | Enables network communication, but will only return a normally operating station back Online if the CPU is reset after any faults have occurred. |
| 2 | Off-Line | Disables communication with the network. If the station is the network master, the entire network will also be disabled. |
| 3 | Forward loop test mode | Used to check all fiber optic cables and coaxial cables of the data link system; this mode checks the forward loop which is used for normal operation. |
| 4 | Reverse loop test mode | Used to check all fiber optic cables and coaxial cables of the data link system; this mode checks the reverse loop which is used for loop-back if an error occurs. |
| 5 | Station-to-station test mode (master station) | Used to check the lines between two stations; |
| 6 | Station-to-station test mode (slave station) | station to subordinate. |
| 7 | Self-loop test mode | Enables self-checking of the sending-receiving hardware. |
| 8 to F | Not Used |  |

## POINT

If the A7LU1EP21/R21 is installed, but communication via MELSECNET is not required:-

1. Set the A7LU1EP21/R21 mode to Off-Line. If not, a link parameter error will be indicated. This does not affect the sequence program operation.
2. If MELSECNET is not connected, the status indicated by the LEDs must be regarded as indeterminate. Correct operation of the link module may be checked using the loop-back test.

### 5.13 MELSECNET Self Loop-Back Test

The self loop-back test is used to check the transmitting and receiving circuits of the A7LU1EP21/R21. Data is sent from the transmitting terminal of the forward loop, to the receiving terminal of the forward loop, and must be received within a pre-set period of time. This test may also be performed for the reverse loop, e.g.


1) Test status

- Connect a cable from the host station forward loop sending side to its forward loop receiving side and connect a cable from the reverse loop sending side to the reverse loop receiving side.
- Set the station to STOP. (For a remote I/O station, set master station to STOP.)
- Set the mode select switch to "7" and reset.

2) Test result

Determine the test result by the LEDs on the front of the link unit.

- For normal status, the six LEDs, "CRC", "OVER", "AB.IF", "TIME", "DATA", and "UNDER" flicker in order.
- If an error occurs, one of the LEDs is lit and the test is stopped. (For error indication, refer to A7LU1P21/R21 Nomenclature.

Example: When the forward loop is broken, the "F.LOOP" or "TIME" LEDs are lit.

### 5.14 A7LU1EP21/R21 Station Number Setting

(1) The following table provides information concerning the setting of station numbers.

| Dials | Description |
| :---: | :--- |
|  | (1) $\times 10$ switch: To set " 10 's" of the station number. <br> (2) $\times 1$ switch: To set " 1 's" of the station numbers. <br> (3) Setting for the master station is (00). <br> (4) Settings for local stations are between (01) and <br> (64). |

(2) The station number dial is set to (00) when shipped.
(3) Please refer to the Type Data Link Users Manual for instructions related to station number setting, when the PC is configured within MELSECNET.

## 5. PRE-OPERATION SETTINGS AND PROCEDURES

### 5.15 A7BDE-A3N-B.C Board Number and I/O Port Number Setting

The board number setting specifies the I/O Port Number address, and a 16 K Byte memory area of the PC-AT ${ }^{\text {Ei }}$ to be accessed by the Device Driver. Each board number setting has a corresponding I/O Port Number Address that is allocated to the A7BDE-A3N-B.C. In addition, an offset to this address may be specified by means of a "jumper connector". (set to either 100 H or 300 H ).
(1) The following table provides information regarding the board number settings, the corresponding memory area head address, and $1 / \mathrm{O}$ Port Numbers.

| Dial | Dial Number | Memory <br> Area <br> Head <br> Address | I/O Port Number Head Address |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 100H | 300H |
|  | 0 | D0000H | 100 H | 300 H |
|  | 1 |  | 1100 H | 1300 H |
|  | 2 | D4000H | 2100 H | 2300 H |
|  | 3 |  | 3100 H | 3300 H |
|  | 4 | D8000H | 4100 H | 4300 H |
|  | 5 |  | 5100 H | 5300 H |
|  | 6 | DCOOOH | 6100 H | 6300 H |
|  | 7 |  | 7100 H | 7300 H |
|  | 8 | DO NOT SET |  |  |
|  | 9 |  |  |  |

*1 Jumper Setting ( 100 H or 300 H )
(2) When setting the dial numbers, ensure that the new settings do not conflict with those on previously installed option cards. The board number must be set within the range 0 to 7 .
(3) The dial number is set to zero when shipped.
(4) The jumper is set to 100 H when shipped.

## POINT

The above table shows the actual I/O port memory locations corresponding to the dial and jumper settings. Please note that the CONFIG.SYS file requires the dial number ( $0-7$ ) and jumper ( 100 H or 300 H ) settings, not the actual I/O port head address.

### 5.16 A7BDE-A3N-B.C Board IRO Number Setting

The board IRQ number indicates which option board is accessing the operating system.
(1) The following table gives the allowable A7BDE-A3N-B.C IRQ identification numbers.

| Dial | Dial Number | IRQ <br> Number |
| :---: | :---: | :---: |
|  | 0 | 3 |
|  | 1 | 4 |
|  | 2 | 5 |
|  | 3 | 7 |
|  | 4 | 10 |
|  | 5 | 11 |
|  | 6 | 12 |
|  | 7 | 15 |
|  | 8 | DO |
|  | 9 | SET |

(2) When setting the dial numbers, ensure that the A7BDE-A3NB.C IRQ numbers do not conflict with the settings of other option boards. Check that only the numbers ( 0 ) to ( 7 ) have been used.
(3) The dial number is set to zero when shipped.

## POINT

Ensure that the IRQ number set for the A7BDE-A3N-B.C does not conflict with those previously used or reserved for other applications. Please consult the documentation that accompanied the computer for information on reserved IRQ numbers.

## 5. PRE-OPERATION SETTINGS AND PROCEDURES

 MELSEC-4
### 5.17 A7BDE-A3N-B.C ROM/RAM Specification

The A7BDE-A3N-B.C has a bank of DIP switches located near the top of the card. These are used to specify the type of memory being used, either ROM or RAM, and also RAM memory location ranges to be write protected. By write-protecting RAM memory locations, data such as sequence programs and parameters cannot be accidently changed or corrupted by malfunctioning peripheral equipment. Details are provided in the table below.

| ROM/RAM Switch Memory Protect Switch | Switch No. | Description | Switch Setting Status |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | ON | OFF |
| $\rightarrow$ ON | 1 | ROM/RAM switching | RAM operation | ROM operation |
|  | 2 | Protect 0 to 16 KB of memory | Protects memory | Does not protect memory |
|  | 3 | Protect 16 to 32 KB of memory |  |  |
|  | 4 | Protect 32 to 48 KB of memory |  |  |
|  | 5 | Protect 48 to 64 KB of memory |  |  |
|  | $6 \sim 8$ | Not Used |  |  |

## POINT

(1) Set memory protect settings taking into consideration the addresses (step numbers) of each memory area (sequence program, microcomputer program, subsequence program, comment, sampling trace, status switch, and file register).
(2) Do not use the memory protect function when executing sampling tracing and status latching. Use of the memory protect function will prevent the data from being stored in the memory.

### 5.18 A7BDE-A3N-B.C ROM Installation

The flow chart below gives the correct procedure when installing ROM.


[^1]
## POINT

Installation of ROM
The following explains how the ROM should be mounted in the ROM sockets.
(a) How to hold the IC

Touching the leads of the memory chip can result in destruction of the memory due to static electricity. The pins could also be bent, preventing their proper insertion. It is recommended that an IC be held in the manner shown below.

(b) Correct mounting direction of the IC The memory chips will be destroyed if the memory chips are installed in the wrong direction and power is turned ON. The memory sockets, EP-ROM and IC-RAM are provided with notch marks which should be aligned correctly when installing the memory chips.

| Socket | EP-ROM | IC-RAM |  |
| :---: | :---: | :---: | :---: |
|  |  | Notch type | Broken line type |
|  | (\%) |  |  |

### 5.19 A7BDE-A3N-B.C Battery Installation

The correct battery installation method is shown in the diagram below.


## POINT

The leads of the K6BAT should be removed to prevent the battery losing its charge during shipment or storage. The battery leads need only be connected when the RAM memory back-up, or real time clock functions are required.

Replacement of Battery
The special auxiliary relays M9006 and M9007, are switched on to indicate that the battery life has reduced to a minimum value, as indicated below and it must be replaced if continued power failure RAM and/or data back-up is required.

Even if these special relays turn on, the contents of the program and power failure compensation are not lost immediately. However, if the ON state is overlooked, the PC RAM memory contents may be lost.

| Battery Life (Total power failure time) [Hr] |  |  |
| :---: | :---: | :---: |
| Guaranteed <br> value (Min) | Actually applied <br> value (Typ) | Remaining time <br> after M9006, M9007 <br> are switched ON. |
| 12000 Hours | 43200 Hours | 240 Hours |

### 5.20 Option Card Installation

The three option cards are connected together using the cables ACP2LU1 and ACP2PC. Due to the positioning of the cable sockets, installation of the cards into the PC, must be performed in a particular order. For example:

The A7BDE-A3N-PT32S3A is installed into option slot eight.
The A7BDE-A3N-B.C is installed into option slot seven.
The A7LU1EP21/R12 is installed into option slot six.
The diagram below gives the general configuration of the three option cards, when installed together.


### 5.21 System Software Driver Entry Method

This section describes the procedure for installing the Driver software into the PC.

After loading the Driver system file onto the hard-disk, add the following, using a text editor, to the CONFIG.SYS file on the operating system data disk.

DEVICE = [Drive:] [Path] driver name INT-A__BD_INT-B_ _0OH
(1) INT-A . ...... Software Interupt number for use when the application requests the driver to perform processing.
Set between 60 H and FFH.
(2) $B D$ $\qquad$
$\qquad$ Option Board Number switch setting. Set between 0 and 7 .
(3) INT-B $\qquad$ Option Board Interrupt (IRQ) setting. Set between 0 and 7.
(4) OOH I/O Port Number Offset. Set to 100 H or 300 H .

Example.
DEVICE $=$ C: $\backslash$ MA3N.SYS INT-A90 BD1 INT-B4 100H
i.e. (a) Driver-MA3N.SYS is loaded in the root directory of drive $\mathrm{C}: \backslash$
(b) The option board has been assigned interrupt vector 90 H .
(c) The option board number is set to 1 .
(d) The option board interrupt number is set to 4. (IRQ 10.)
(e) The I/O port number offset is set to 100 H .

## POINT

The following message is displayed at normal installation. MELSEC DRIVER M-A3N.SYS Ver. OOA.
For further driver messages at start-up, please see the appendix.

## MEMO

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

## 6. PROGRAMMING

This chapter describes the programming procedure of the A7BDE-A3N-PT32S3. There are two main sections. The first provides details on the software driver interface formats, should an assembler code custom access library be written, e.g. to be used with a PASCAL compiler. The second section gives specifications and program examples on the supplied access function library. This library is compatible with the Microsoft-C ${ }^{(1)}$ compiler and linker.

### 6.1 Main Library Processes

| No. | Processing Timing | Library Processing | System Call |
| :---: | :---: | :--- | :--- |
| 1 | First call | Checks that the driver is being started up. <br> Reads the INT number entered into CON- <br> FlG. SYS file. | Opens the driver. <br> Performs the same processing as second from the driver using I/O control. <br> and subsequent calls. |

### 6.2 The Software Driver Functions

The A7BDE-A3N-PT32S3 driver software has five functions to link the access function library with the option board, and thereby allow access to the SCPU, MCPU, high speed device memory, and stations of MELSECNET.

| NUMBER | NAME | CODE | FUNCTION |
| :---: | :---: | :---: | :--- |
| $(1)$ | OPEN | $1 H$ | Opens the communication line to start operation of the <br> A7BDE-A3N-PT32S3. |
| $(2)$ | CLOSE | 2 H | Closes the communication line when terminating opera- <br> tion of the A7BDE-A3N-PT32S3. |
| $(3)$ | RECEIVE | 3 H | Enables reading of data from the host A7BDE-A3N- <br> PT32S3 and stations of MELSECNET. |
| (4) | SEND | 4H | Enables writing of data to the host A7BDE-A3N-PT32S3 <br> and stations of MELSECNET. |
| (5) | SYNC | Enables synchronization of data read and write for <br> RECEIVE or SEND. |  |

### 6.3 Assembler Interface Specification - OPEN Function

Code

Call Procedure $\quad A X=1$. (OPEN function number)
$E S: B P=$ Head address of argument.
INT $=$ As set in CONFIG.SYS file. (60-FF).
Memory Status


Returned Value $A X=$ Return Value. (For details see the error code list in the appendix.)

### 6.4 Open Processing



### 6.5 Assembler Interface Specification - CLOSE Function



Returned Value $A X=$ Return Value. (For details see the error code list in the appendix.)

### 6.6 Close Processing



### 6.7 Assembler Interface Specification - RECEIVE Function

Code 3 H .
Call Procedure $\quad A X=3$. (RECEIVE function number)
$\mathrm{ES}: \mathrm{BP}=$ Head address of argument. INT $=$ As set in CONFIG.SYS file. (60-FF).

Memory Status


Returned Value $A X=$ Return Value. (For details see the error code list in the appendix.)

### 6.8 Receive Processing



### 6.9 Assembler Interface Specification - SEND Function

Code
Call Procedure
Memory Status

Returned Value
4 H .
$A X=4$. (SEND function number)
$E S: B P=$ Head address of argument. INT $=$ As set in CONFIG.SYS file. (60-FF).

Memory Status

$A X=$ Return Value. (For details see the error code list in the appendix.)

### 6.10 Send Processing



### 6.11 Assembler Interface Specification - SYNC Function

## Code

Call Procedure $\quad \mathrm{AX}=5$. (Complete synchronisation-function number)
$E S: B P=$ Head address of argument.
INT $=$ As set in CONFIG.SYS file. (60-FF).


Returned Value $A X=$ Return Value. (For details see the error code list in the appendix.)

### 6.12 Sync Processing



### 6.13 The Access Function Library

The access function library consists of an include file and five functions:-
\#include〈nyuserc.h〉
nl1open.
nl1close.
n11receive.
nl1send.
nl1sync.
These functions enable access to the host A7BDE-A3N-PT32S3, and stations of MELSECNET, or MELSECNET/MINI-S3.

The functions nilopen and nl1close start and finish communications. nllopen specifies the communications channel, i.e. access to the A7BDE-A3N-PT32S3, and receives a path line (path), to be used by the other functions. This path line remains open until terminated by nilclose.

N11send and n11receive, transfer data to and from the PC application program and the host A7BDE-A3N-PT32S3. Both functions have five arguments, path, mod, arg1, arg2, and, arg3. $\arg 1$ is a structure that specifies the processing code of the called function, and if on a network, the PLC to be accessed. Each processing code has a set of arguments (arg2 and arg3), whose formats define a specific operation. e.g. batch read/write, remote run/stop/pause. The arguments take the form of a memory table, to which the relevant data needed to specify an operation, is written. The various argument formats are given in the proceeding section.

When sending or receiving data to and from MELSECNET stations, data transmission over the network, may cause long processing times, and a delay before the function return value is received. However, once the operation data has been sent to the A7BDE-A3N-PT32S3, transmission is performed independently of the PC. The 'mod' argument allows a return value to be immediately received, so that other program processing may continue. The application program may later enquire if the transmission of data has been completed, using the nl1sync function.

The include file＜nyuserc．h〉 defines the structure NLARG1 and the constant PATH．i．e．


The line：－\＃include＜nyuserc．h＞must be added to the other include file declarations in any user C application programs．

| SPECIFICATION | nl1open |
| :--- | :--- |
| Function: | Opens communication line when starting operation of the <br> A7BDE-A3N-PT32S3. |
| Syntax: | \#include<nyuserc.h> <br> ret=nl1open (chan, \& path); |
| Remarks: | short ret  <br> short chan Returned value of function. <br> Channel number setting. (0) <br> Returned Value: PATH *path $\quad$ Pointer of the opened path. <br> Explanation: indicate an abnormal termination. For details, see the error code <br> list in the appendix. <br>  After the line has been opened correctly, path (*path) is set. All <br> communication driver functions use this path. This path remains <br> effective until the line is closed with the nl1close function. |

## EXAMPLE

```
#include〈stdio.h>
#include <nyuserc.h>
PATH *path;
main( )
{
    int chan;
    short ret;
    char ch;
    printf ("Open Path (Y/N)?\t");
    ch = getche ();
    if (ch == ' ' ' ; ch == ' ' ')
    l
        chan =0;
        ret = nl1open (chan, &path);
        printf ("\nReturn value (open) = %x\n", ret);
    |
    else
    l
        printf ("\nPath not closed.\n");
    }
}
```

| SPECIFICATION |  |
| :--- | :--- |
| Function： | Closes the communication line when terminating operation of an <br> A7BDE－A3N－PT32S3． |
| Syntax： | \＃include＜nyuserc．h） <br> ret＝n／1close（path）； |
| Remarks： | short ret $\quad$Returned value of function． <br> path $\quad$ Pointer of the opened path． <br> Returned Value： <br> A returned value of（0）indicates a normal termination．Other <br> values indicate an abnormal termination．For details，see the <br> error code list in the appendix． |
| Closes the opened channel． |  |

```
EXAMPLE nl1close
\#include〈stdio.h〉
\#include 〈nyuserc.h〉
PATH *path;
main()
l
    short ret;
    char ch;
    printf ("Close Path (Y/N)? \(\backslash t "\) );
    ch = getche ( );
    if ( \(\mathrm{ch}==^{\prime} \mathrm{Y}^{\prime}:\) ich \(==^{\prime} \mathrm{y}^{\prime}\) )
1
            ret \(=\) nl1close (path);
            printf ("\nReturn value (close) \(=\% x \backslash n^{\prime \prime}\), ret);
    \}
    else
    1
            printf ("\nPath not closed. \(\backslash n\) ");
    \}
\}
```


## POINT

```
The function ni1close，should only be used after the channel has been opened by nl1open．If nl1close is processed before nl1open，an error value will be returned．
```

| SPECIFICATION | nl1receive |
| :---: | :---: |
| Function: | Reads data from the A7BDE-A3N-PT32S3, and stations of MELSECNET. |
| Syntax: | \#include<nyuserc.h〉 ret $=\mathrm{n} 1$ 1receive(path, mod, \&arg1, arg2, arg3); |
| Remarks: | short ret Returned value of function. <br> PATH *path Pointer of the opened path. <br> short mod Calling Mode. <br> NLARG1 *arg1 Argument 1 pointer. <br> char *arg2 Argument 2 pointer. <br> char *arg3 Argument 3 pointer. |
| Returned Value: | A returned value of ( 0 ) indicates a normal termination. Other values indicate an abnormal termination. For details, see the error code list in the appendix. |
| Explanation. | This function is used to read data from the host A7BDE-A3NPT32S3, and stations of MELSECNET. The operation of the function is defined by four arguments, which have the following specification. |
| mod: | Mod specifies the calling mode of n11receive. (0/1) |
|  | (0) Wait for completion of communications processing. <br> (1) To immediately receive a return value, and continue with additional programs. If ret is less than zero, communications processing is incomplete. |


| SPECIFICATION | ni1receive |
| :---: | :---: |
| arg1: | Argument one is a structure, as defined in the include file <nyuserc.h》, which specifies the request details. i.e. processing code, loop number, and station number. |
|  | e.g. struct NL1LARGE \| <br> short demand; short loop; short station; \}; |
|  | Where: |
|  | demand $=$ Processing code. loop; = Loop number. (set at 0 ) station; $=$ Station number. (00 to 64) |
| arg2: <br> arg3: | Arguments two and three specify the request and receive data location. The format of the memory tables depend upon the operation processing code. Examples are given in the following section. |


| SPECIFICATION | nl1send |
| :---: | :---: |
| Function: | Writes data to the host A7BDE-A3N-PT32S3, and stations of MELSECNET. |
| Syntax: | \# include<nyuserc.h〉 <br> ret $=$ nl1send(path, mod, \&arg1, arg2, arg3); |
| Remarks: | short ret <br> path Returned value of function. <br> Pointer of the opened path. <br> short mod Calling Mode <br> NLARG1 arg1 Argument 1 pointer. <br> char arg2 Argument 2 pointer. <br> char arg3 Argument 3 pointer. |
| Returned Value: | A returned value of ( 0 ) indicates a normal termination. Other values indicate an abnormal termination. For details, see the error code list in the appendix. |
| Explanation. | This function is used to write data to the host A7BDE-A3NPT32S3 and stations of MELSECNET. The operation of the function is defined by four arguments, which have the following specifications. |
| mod: | Mod specifies the calling mode of nl1send. (0/1) |
|  | (0) Wait for completion of communications processing. <br> (1) To immediately receive a return value, and continue with additional programs. If ret is less than zero, communications processing is incomplete. |

```
SPECIFICATION
nl1send
arg1:
Argument one is a structure, as defined in the include file <nyuserc.h〉, which specifies the request details. i.e. processing code, loop number, and station number.
e.g. struct NL1LARGE | short demand; short loop; short station;
!;
Where:
demand \(=\) Processing code.
loop; = Loop number. (set at 0) station; \(=\) Station number. (00 to 64)
arg2:
arg3:
Arguments two and three specify the request and send data. The format of the memory tables depend upon the operation processing code. Examples are given in the following section.
```

| SPECIFICATION | nl1sync |
| :---: | :---: |
| Function: | Used in conjunction with nl1send and nl1receive, to determine if communications processing is complete. |
| Syntax: | \#include<nyuserc.h〉 ret=nl1sync (path, mod); |
| Remarks: | short ret Returned value of function. <br> short mod Calling Mode. <br> path Pointer of opened path. |
| Returned Value: | A returned value of ( 0 ) indicates a normal termination. A returned value of $(-1)$ indicates that communications processing is incomplete. <br> All other return values indicate abnormal termination. |
| Explanation. | This function is used to sense if communication via MELSECNET, is complete, and that all data has been transferred. |
| mod: | Mod specifies the calling mode of nl1sync. (0/1) |
|  | (0) Wait for completion of communications processing. <br> (1) To immediately receive a return value, and continue with additional programs. If ret is less than zero, communications processing is incomplete. |

```
EXAMPLE
mod=1;
mode = 1;
ret = nl1receive (path, mode, &arg1, arg2, arg3);
if (ret>0)
1
        Error processing
}
else if (ret = = 0)
    Normal termination
else
while (ret<0)
{
            Other processing
    ret = nl1sync (path, mode);
|
if (ret>0)
1
Error processing
}
```

    nl1sync
    
### 6.15 Programming Procedure



### 6.16 Access Function Specification And Example Sheets

| No. | Item | Function | Processing | A3N MASTER STATION |  |  | A3N SLAVE STATION |  |  | Processing Code (HEX) | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{array}{\|l\|} \hline H \\ O \\ S \\ \hline \end{array}$ | SLAVE |  | $\begin{array}{l\|} \hline \mathbf{H} \\ \mathbf{O} \\ \mathbf{S} \\ \mathbf{T} \\ \hline \end{array}$ | MASTER |  |  |  |
|  |  |  |  |  | ACPU | ATBDE |  | ACPU | A7BDE |  |  |
| 1 | ACPU access | ACPU memory access | Batch read | $\bigcirc$ | O | --- | 0 | O | - | 2 | Page 6-26 |
| 2 |  |  | Batch write | $\bigcirc$ | 0 | - | 0 | $\bigcirc$ | - | 4 | Page 6-28 |
| 3 |  |  | Random read | 0 | 0 | - | 0 | 0 | - | 5 | Page 6-30 |
| 4 |  |  | Random write | 0 | 0 | - | $\bigcirc$ | 0 | - | 6 | Page 6-32 |
| 5 |  | ACPU sequence program access | Batch read | $\bigcirc$ | 0 | - | $\bigcirc$ | 0 | - | 1 | Page 6-34 |
| 6 |  |  | Batch write | $\bigcirc$ | $\bigcirc$ | - | 0 | $\bigcirc$ | - | 3 | Page 6-36 |
| 7 |  |  | SCPU Interrupt program starting | 0 | - | - | 0 | - | - | 100 | Page 6-38 |
| 8 |  | ACPU control | Remote RUN/STOP/PAUSE | $\bigcirc$ | 0 | - | $\bigcirc$ | 0 | -- | 18 | Page 6-40 |
| 9 |  |  | Requested ACPU check | $\bigcirc$ | 0 | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | 8 | Page 6-42 |
| 10 |  |  | Parameter analysis request | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | -- | 27 | Page 6-44 |
| 11 | Special module access | Special module access | Shared memory batch read | $\bigcirc$ | 0 | - | $\bigcirc$ | $\bigcirc$ | - | 10 | Page 6-46 |
| 12 |  |  | Shared memory batch write | $\bigcirc$ | 0 | - | $\bigcirc$ | 0 | - | 12 | Page 6-48 |
| 13 | A7BDE-A3N <br> -PT32S3 <br> General <br> Access | IFMEM <br> Access | Batch read | 0 | - | - | $\bigcirc$ | - | - | 200 | Page 6-50 |
| 14 |  |  | Batch write | $\bigcirc$ | - | - | $\bigcirc$ | - | - | 201 | Page 6-52 |
| 15 |  |  | Random read | $\bigcirc$ | - | - | $\bigcirc$ | - | - | 202 | Page 6-54 |
| 16 |  |  | Random write | 0 | - | - | $\bigcirc$ | - | - | 203 | Page 6-56 |
| 17 |  |  | IFMEM input X write | $\bigcirc$ | -- | - | $\bigcirc$ | - | - | 204 | Page 6-58 |
| 18 |  |  | IFMEM output $Y$ read | $\bigcirc$ | - | - | $\bigcirc$ | - | - | 205 | Page 6-60 |
| 19 |  | High-Speed Device Memory Access | Transfer setting for A3N device memory | 0 | - | - | 0 | - | - | 803 | Page 6-62 |
| 20 |  |  | Batch read | 0 | - | - | $\bigcirc$ | - | - | 206 | Page 6-64 |
| 21 |  |  | Batch write | 0 | - | - | 0 | - | - | 208 | Page 6-66 |
| 22 |  |  | Random read | $\bigcirc$ | - | - | $\bigcirc$ | - | - | 207 | Page 6-68 |
| 23 |  |  | Random write | $\bigcirc$ | - | - | 0 | - | - | 209 | Page 6-70 |
| 24 | A7BDE-A3N -PT32S3 CARD STATUS MONITOR - and CONTROL | A7BDE-A3N -PT32S3 <br> Card Status Monitor and control | Reading LED status | 0 | - | - | $\bigcirc$ | --- | - | 700 | Page 6-72 |
| 25 |  |  | Reading switch status | $\bigcirc$ | - | - | 0 | - | - | 701 | Page 6-74 |
| 26 |  |  | A3N board version read | $\bigcirc$ | - | - | O | - | - | 702 | Page 6-76 |
| 27 |  |  | Resetting A3N board | $\bigcirc$ | -- | - | 0 | - | - | 800 | Page 6-78 |
| 28 |  |  | Resetting A3N indicator | 0 | - | - | 0 | - | - | 80A | Page 6-80 |
| 29 | General data | General data | Data free transmission | - | - | $\bigcirc$ | -- | - | $\bigcirc$ | 40 | Page 6-82 |

### 6.17 Explanation of Access Function Specification Sheets



## POINT

Please note that the arguments are set in multiples of bytes.

## ACCESS FUNCTION LIBRARY

A-CPU MEMORY BATCH READ

## Specification

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:

A-CPU Memory Access
Batch Read
nl1receive
$0 \times 02$
3H

## Processing

Processing code 0x02 enables batch-read of the A7BDE-A3N-PT32S3 SCPU and A-Series PLC memory locations. i.e. status of devices, system data table, parameter settings, micro-program area, file registers etc. Please see the appendix for head addresses and read data formats.

Argument two specifies the head address and number of bytes to be read. (maximum of 128 bytes)

Argument three receives the returned data. Format is dependent on the requested data.

## Argument Formats

ARGUMENT-2


ARGUMENT-3


```
EXAMPLE
```

```
#include〈stdio.h>
```

\#include〈stdio.h>
\#include <nyuserc.h>
\#include <nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
l
int chan, mod, i;
short ret;
unsigned char *arg2;
unsigned char *arg3;
char buff2 [512];
char buff3 [512];
arg2 = buff2;
arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A-CPU MEMORY BATCH READ */
/* This program reads and displays the status of inputs */
/* X0 to X3F, of station one of MELSECNET. */
mod = 0;
arg1. demand = 0x02;
arg1. loop = 0x00;
arg1. station = 0x01;
buff2 [0] = 0x00;
buff2 [1] = 0x08;
buff2 [2] = 0x00;
buff2 [3] = 0x10;
ret = nl1receive (path, mod, \&arg1, arg2, arg3);
printf ("Return value (ACPU batch rd) = %X\n", ret);
i=0;
while (i<16)
{
printf ("buff3 [%3d] = %4X\n", i, buff3 [i]);
i=i+2;
}
/* CLOSE */
l

```

\section*{ACCESS FUNCTION LIBRARY}

\section*{A-CPU MEMORY BATCH WRITE}

Specification
\begin{tabular}{ll} 
Function: & A-CPU Memory Access \\
Application: & Batch Write \\
Function Name: & nl1send \\
Processing Code: & \(0 \times 04\) \\
Driver Function Number: & 4 H
\end{tabular}

Processing
Processing code \(0 \times 04\) enables batch-write of the A7BDE-A3N-PT32S3 SCPU and A-Series PLC memory locations. i.e. status of devices, parameter settings, micro-program area, file registers etc. Please see the appendix for head addresses and read data formats.

Argument two specifies the head address and number of bytes to be written. (maximum of 128 bytes)

Argument three contains the write data.
Argument Formats

ARGUMENT-2


ARGUMENT-3

```

EXAMPLE
A-CPU MEMORY BATCH WRITE

```
```

\#include 〈stdio.h>

```
#include 〈stdio.h>
#include<nyuserc.h>
#include<nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
}
    int chan, mod, i;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A-CPU MEMORY BATCH WRITE */
/* This program writes the bit code 0xff to outputs Y40-Y7f */
/* of the host A7BDE-A3N-PT32S3. i.e. switches them all 'on'. */
    mod}=0
    arg1. demand = 0x04;
    arg1. loop = 0x00;
    arg1. station = 0xff;
    buff2 [0] = 0x1c;
    buff2 [1] = 0x82;
    buff2 [2]=0\times00;
    buff2 [3] = 0x10;
    i=0;
    while (i<16)
    l
        buff3 [i]=0xff:
        i=i+2;
    }
    ret = nl1send (path, mod, &arg1, arg2, arg3);
    printf ("Return value (ACPU batch wr) =%X\n", ret);
/* CLOSE */
}
```


## ACCESS FUNCTION LIBRARY

A-CPU MEMORY RANDOM READ

## Specification

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:

A-CPU Memory Access
Random Read
nl1receive
0x05
3H

## Processing

Processing code $0 \times 05$ enables random-read of the A7BDE-A3N-PT32S3 SCPU and A-CPU device memory locations. i.e. $X / Y$ inputs/outputs, relays, registers, timers/counters etc. Please see the appendix for head addresses and read data format.

Argument two specifies the number of points and their corresponding memory addresses. The maximum number of points that may be set in one argument is 40 . Each point is one byte.

Argument three receives the returned data.

## Argument Formats

ARGUMENT-2


ARGUMENT-3


```
EXAMPLE
#include〈stdio.h>
#include <nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
l
    int chan, mod, i;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A-CPU MEMORY ACCESS RANDOM READ */
/* This program reads random data from station one, */
/* specifically the status of X0 to X7. */
    mod}=0
    arg1. demand = 0x05;
    arg1. loop = 0x00;
    arg1. station = 0\times01;
    buff2 [0] = 0x01;
    buff2 [1]= 0x00;
    buff2 [2]=0\times80;
    buff2 [3] = 0x00;
    ret = nl1receive (path, mod, &arg1, arg2, arg3);
    printf ("Return value (ACPU rnd rd) =%X\n", ret);
    printf ("buff3 [0] = %X\n", buff3 [0]);
/* CLOSE */
}
```



```
#include〈stdio.h〉
#include<nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
|
    int chan, mod, i;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A-CPU MEMORY ACCESS RANDOM WRITE */
/* This program writes 0xFO to outputs Y40-Y48, and 0xBBAA */
/* to data register DO, of station one of MELSECNET. */
    mod=0;
    arg1. demand = 0x06;
    arg1. loop = 0x00;
    arg1. station = 0\times01;
    buff2 [0] = 0x01;
    buff3 [0] = 0x02;
    buff3 [1] = 0x08;
    buff3 [2] = 0x82;
    buff3 [3] = 0x00;
    buff3 [4] = 0xf0;
    buff3 [5] = 0x02;
    buff3 [6] = 0x00;
    buff3 [7] = 0x88;
    buff3 [8] = 0x00;
    buff3 [9] = 0xaa;
    buff3 [10] = 0x02;
    buff3 [11] = 0x01;
    buff3 [12] = 0x88;
    buff3 [13] = 0x00;
    buff3 [14] = Oxbb;
    ret = nl1send (path, mod, &arg1, arg2, arg3);
    printf ("Return value (random write) = %X\n", ret);
/* CLOSE */
|
```


## ACCESS FUNCTION LIBRARY

## Specification

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:
A-CPU Sequence Program Access
Batch Read
nl1receive ..... $0 \times 01$ ..... 3 H

## Processing

Code 0x01 specifies batch read of the A7BDE-A3N-PT32S3 SCPU and A-CPU sequence program and timer/counter memory area.
(see appendix for T/C step addresses)
Argument two specifies the head step number, main or sub program areas (A3 type CPU only), and the number of bytes to be read. (maximum of 128)

| Note: | Main/Sub A0J2, A1, A2 $\cdots \cdots \cdots \cdots \cdots \cdots \cdots(0)$ | (fixed) |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Setting | A3,A3H,A3M $\cdots \cdots \cdots \cdots \cdots \cdots$ | (0) | (main) |
|  |  |  | $(1)$ | (sub) |

Argument three receives the returned data. ( 1 step $=2$ bytes)
Argument Formats

ARGUMENT-2


ARGUMENT-3


```
EXAMPLE
SEQUENCE PROGRAM BATCH READ
#include〈stdio.h>
#include〈nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
{
    int chan, mod, i;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A-CPU SEQUENCE PROGRAM READ */
/* This program reads from the A7BDE-A3N-PT32S3 SCPU, the sequence */
/* program step zero to step thirty two. Note: One step */
/* requires two bytes of memory. */
    mod}=0
    arg1. demand = 0\times01;
    arg1. loop = 0x00;
    arg1. station = 0xff;
    buff2 [0] = 0x00;
    buff2 [1]=0\times00;
    buff2 [2] = 0x00;
    buff2 [3] = 0x40;
    ret = nl1receive (path, mod, &arg1, arg2, arg3);
    printf ("Return value (prog read) =%X\n", ret);
    for (i=0; i<0\times40; i++)
    l
        printf ("buff3 [%2d] = %4x\n", i, buff3 [i]);
    |
/* CLOSE */
|
```


## ACCESS FUNCTION LIBRARY

 SEQUENCE PROGRAM BATCH WRITESpecification

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:
Processing
Code $0 \times 03$ specifies batch write to the A7BDE-A3N-PT32S3 SCPU and A-CPU sequence program and timer/counter memory area.
(see appendix for T/C stop addresses)
Argument two specifies the head step number, main or sub program areas (A3 type CPU only), and the number of bytes to be written. (maximum of 128)

Note: Main/Sub
A0J2, A1, A2
(0) (fixed)

Setting
A3, A3H, A3M
(0) (main)
(1) (sub)

Argument three contains the sent data.
Argument Formats

ARGUMENT-2


ARGUMENT-3


```
EXAMPLE
SEQUENCE PROGRAM BATCH WRITE
```

```
# include〈stdio.h>
```


# include〈stdio.h>

\#include〈nyuserc.h>
\#include〈nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
{
int chan, mod, i;
short ret;
unsigned char *arg2;
unsigned char *arg3;
char buff2 [512];
char buff3 [512];
arg2 = buff2;
arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A-CPU SEQUENCE PROGRAM WRITE */
/* This program writes the instruction LD X020, to step */
/* zero of the host A7BDE-A3N-PT32S3 SCPU sequence program. */
mod}=0
arg1. demand = 0x03;
arg1. loop = 0;
arg1. station = 0xff;
buff2 [0]=0;
buff2 [1]=0;
buff2 [2] = 0;
buff2[3]=2;
buff3 [0] = 0x20;
buff3 [1] = 0\times40;
ret = nl1send (path, mod, \&arg1, arg2, arg3);
printf ("Return value (prog write)=%X\n", ret);
/* CLOSE */
}

```

\section*{ACCESS FUNCTION LIBRARY} SCPU INTERRUPT PROGRAM START

Specification

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:

SCPU Sequence Program Access
Interrupt Program Start
nl1send
\(0 \times 100\)
4 H

Processing
Code \(0 \times 100\) enables the application program to initiate the processing of a host A7BDE-A3N-PT32S3 SCPU interrupt program. The SCPU interrupt sequence program, is indicated by pointer 116. The access station number must be set to 0xff.

Please note, if an interrupt program does not exist at 116 , and this function is processed, the "CAN'T EXECUTE (1)" error occurs, and A7BDE-A3N-PT32S3 operation stops.

Arguments two and three require no set data.
Argument Formats

ARGUMENT-2


ARGUMENT-3

```

EXAMPLE
\#include <stdio.h>
\#include <nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
I
int chan, mod;
short ret;
unsigned char *arg2;
unsigned char *arg3;
char buff2 [512];
char buff3 [512];
arg2 = buff2;
arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 SCPU INTERRUPT PROGRAM START */
/* This program initiates the processing of an interrupt */
/* sequence program indicated by the pointer 116, in the */
/* host A7BDE-A3N-PT32S3 SCPU. */
mod}=0
arg1. demand = 0\times100;
arg1. loop = 0x00;
arg1. station = 0xff;
ret = nl1send (path, mod, \&arg1, arg2, arg3);
printf ("Return value (interrupt) = %x\n", ret);
/* CLOSE */
}

```
    SCPU INTERRUPT PROGRAM START

Specification

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:

\section*{A-CPU Control}

Remote Run/Stop/Pause
nl1send
\(0 \times 18\)
4 H

Processing
Code \(0 \times 18\) enables software setting of the host A7BDE-A3N-PT32S3 and A-CPU operating status. i.e Run/Stop/Pause.

Argument two specifies the status designation and entry code.
Note: Designation \(=(0)\) Run
(1) Stop
(2) Pause

Entry Code \(=\) (4) (fixed)
Argument three requires no data.
Further details of remote Run/Stop/Pause control may be found in section 4.20 SCPU Operation. Please note that the operating status can not be software set to RUN if the Key Switch is set to STOP.

Argument Formats

ARGUMENT-2


ARGUMENT-3

```

EXAMPLE
A-CPU REMOTE CONTROL

```
```

\#include〈stdio.h>

```
#include〈stdio.h>
#include <nyuserc.h>
#include <nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
l
    int chan, mod, i;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A-CPU REMOTE RUN/STOP/PAUSE */
/* This program sets the running conditions (Run/Stop/Pause) */
f* of the host A7BDE-A3N-PT32S3 SCPU. */
    mod}=0
    arg1. demand = 0x18;
    arg1. loop = 0x00;
    arg1. station = 0xff;
    buff2 [1]=4;
    buff2[2]=0;
    printf ("Select Run/Stop/Pause (0/1/2)\t");
    scanf ("%d", &buff2 [0]);
    ret = nl1send (path, mod, &arg1, arg2, arg3);
    printf ("Return value (run/stop) =%X\n", ret);
/* CLOSE */
}
```


## ACCESS FUNCTION LIBRARY

A-CPU CHECK REQUEST
Specification
Function:
Application:
Function Name:
Processing Code:
Driver Function Number:

## Processing

Code $0 \times 08$ enables reading of the CPU code of the accessed A-PLC, and the address of the system data table.

Argument two requires no set data.
Argument three receives the CPU code and system data table address. The system data table contains the device specifications of the accessed A-PLC.

CPU Codes:

| A7BDE-J71P21/R21 | 0x90 |  |
| :---: | :---: | :---: |
| A0J2CPU .......... | -0xA0 | A3HCPU/A3MCPU....................0xA4 |
| A1CPU | -0xA1 | AJ72P25/R25 ........................ 0xAB |
| A2CPU | .0xA2 | A0J2P25/R25 ........................ 0xAB |

After reading the address, the system data table may be read using the function A-CPU Memory Access - Batch Read. (ni1receive processing code 0x02). For details on the system data table configuration, see the appendix.

## Argument Formats

ARGUMENT-2


ARGUMENT-3


## EXAMPLE

## A-CPU CHECK REQUEST

```
#include <stdio.h>
#include <nyuserc.h>
```

PATH *path;
NLARG1 arg1;
main ()
1
int chan, mod, i ;
short ret;
unsigned char *arg2;
unsigned char *arg3;
char buff2 [512];
char buff3 [512];
$\arg 2=$ buff2;
$\arg 3=$ buff3;
/* OPEN OF I/F BOARD */
/* A-CPU CHECK */
/* This program reads the type of CPU and system data table */
/* address of station one. */
$\bmod =0 ;$
arg1. demand $=0 \times 08$;
arg1. loop $=0 \times 00$;
arg1. station $=0 \times 01$;
ret $=$ nl1receive (path, mod, \&arg1, arg2, arg3);
printf ("Return value (cpu check) $=\% X \backslash n "$, ret);
$i=0$;
while (i<4)
1
printf ("buff3 [\%2d] $=\% 4 X \backslash n "$ ", $i$, buff3 [i]);
i++;
1
/* CLOSE */
1

## ACCESS FUNCTION LIBRARY

A-CPU PARAMETER ANALYSIS

## Specification

## Function:

Application:
Function Name:
Processing Code:
Driver Function Number:

## A-CPU Control

Parameter Analysis Request
nilsend
$0 \times 27$
4H

## Processing

Code $0 \times 27$ specifies a parameter analysis request. This operation must be performed after any A-CPU parameter has been changed, to validate the new data.

New parameter settings may be written to the ACPU user memory area, however in normal operation, the parameter settings must be transferred to the ACPU work area. If parameter analysis is not performed, operation will continue with the previous parameter settings, still stored in the ACPU work area.

Argument two and three require no set data.

## Argument Formats

ARGUMENT-2


ARGUMENT-3


```
EXAMPLE
A-CPU PARAMETER ANALYSIS
#include <stdio.h>
#include <nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
l
    int chan, mod, i;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* PARAMETER ANALYSIS */
/* This program requests parameter analysis of the host */
/* A7BDE-A3N-PT32S3 SCPU. Parameter analysis must be performed */
/* after any changes have been made to the existing */
/* parameters. */
    mod=0;
    arg1. demand = 0x27;
    arg1. loop = 0x00;
    arg1. station = 0xff;
    ret = nl1send (path, mod, &arg1, arg2, arg3);
    printf ("Return value (parameters analysis) = %X\n",ret);
/* CLOSE */
}
```

```
ACCESS FUNCTION LIBRARY
S. F. MODULE MEMORY BATCH READ
```


## Specification

```
Function: Special Function Module Access
Application:
Function Name:
Processing Code:
Driver Function Number:
2-Port Memory Batch Read
nl1 receive
\(0 \times 10\)
```

Processing
Code $0 \times 10$ specifies batch read of special function module 2-Port memory area. See the appendix for the various memory maps.

Argument two has three parameters. The two most significant digits of the special function module final $Y$-number. e.g set the $Y$-number to ( 07 ) if the module exists at location Y -number 60-7F. The two port memory head address, and the number of bytes to be read (maximum 128), must also be specified.

Argument three receives the read data.
Argument Formats


```
EXAMPLE
S. F. MODULE MEMORY BATCH READ
#include〈stdio.h>
#include〈nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
1
    int chan, mod, i;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* SPECIAL MODULE ACCESS BATCH READ */
/* This program reads the buffer memory (channel one) of an */
/* A68AD located at slot head address 0x80 of station one. */
    mod}=0
    arg1. demand = 0\times10;
    arg1. loop = 0x00;
    arg1. station = 0x01;
    buff2 [0] = 0x09;
    buff2 [1] = 0x94;
    buff2 [2] = 0x00;
    buff2 [3] = 0x00;
    buff2 [4] = 2;
    ret = nl1receive (path, mod, &arg1, arg2, arg3);
    printf ("Return value (S.Mod. read) = %x\n", ret);
    printf ("buff3 [0] = %d\n",buff3 [0]);
    printf ("buff3 [1] = %d\n",buff3 [1]);
/* CLOSE */
}
```


## ACCESS FUNCTION LIBRARY

S. F. MODULE MEMORY BATCH WRITE

## Specification

Function:
Application:
Function Name:
Special Function Module Access

Processing Code:
2-Port Memory Batch Write nl1send

Driver Function Number:
$0 \times 12$
4H

## Processing

Code $0 \times 12$ specifies batch write of special function module 2-Port memory areas. See the appendix for the various memory maps.

Argument two has three parameters. The two most significant digits of the special function module final Y -number. e.g set the Y -number to (07) if the module exists at location Y -number $60-7 \mathrm{~F}$. The two port memory head address, and the number of bytes to be read (maximum 128), must also be specified.

Argument three contains the send data.
Argument Formats

ARGUMENT-2


ARGUMENT-3


## EXAMPLE

```
#include〈stdio.h〉
# include〈nyuserc.h>
```

PATH *path;
NLARG1 arg1;
main ()
1
int chan, mod, i ;
short ret;
unsigned char *arg2;
unsigned char *arg3;
char buff2 [512];
char buff3 [512];
$\arg 2=$ buff2;
arg3 $=$ buff3;
$l^{*}$ OPEN OF I/F BOARD */
/* SPECIAL MODULE ACCESS BATCH WRITE */
/* This program writes to the buffer memory (channel one) */
$/ *$ of an A62DA located at station one. */
$\bmod =0 ;$
arg1. demand $=0 \times 12$;
arg1. loop $=0 \times 00$;
arg1. station $=0 \times 01$;
buff2 $[0]=0 \times 0 b$;
buff2 [1] $=0 \times 10$;
buff2 [2] $=0 \times 00$;
buff2 [3] $=0 \times 00$;
buff2 [4] $=0 \times 02$;
buff3 [0] $=0 \times a 0$;
buff3 $[1]=0 \times 00$;
ret $=$ nl1send (path, mod, \&arg1, arg2, arg3);
printf ("Return value (S.Mod. write) $=\% x \backslash n$ ", ret);
/* CLOSE */
1

## ACCESS FUNCTION LIBRARY

IFMEM BUFFER MEMORY BATCH READ
Specification
Function:
Application:
Function Name:
Batch Read
Processing Code:
nl1receive
Driver Function Number:
0x200
3H
Processing
Processing code $0 \times 200$ enables batch-read of the IFMEM buffer memory. i.e. locations $0 \times 800$ to $0 \times 1$ fff. Please see section 4.4 IFMEM Operation, for further information. Access station must be specified as 0xff.

Argument two specifies the buffer memory head address and number of bytes to be read. (maximum of 128 bytes)

Argument three receives the returned data. Format is dependent on the requested data.
Argument Formats

ARGUMENT-2


ARGUMENT-3


```
EXAMPLE
IFMEM BUFFER MEMORY BATCH READ
#include〈stdio.h>
#include <nyuserc.h>
PATH *path;
NLARG1 arg1;
main()
l
    int chan, mod, i;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 IFMEM BUFFER MEMORY BATCH READ */
/* This program reads and displays the contents of the */
/* first 16 bytes of the host A7BDE-A3N-PT32S3 IFMEM buffer memory. */
    mod = 0;
    arg1. demand = 0x200;
    arg1. loop = 0x00;
    arg1. station = 0xff;
    buff2 [0] = 0x00;
    buff2 [1] = 0x08;
    buff2 [2] = 0x00;
    buff2 [3] = 0x10;
    ret = nl1receive (path, mod, &arg1, arg2, arg3);
    i=0;
    while (i<16)
    l
        printf ("buff3 [%3d]= %4X\n", i, buff3 [i]);
        i++;
    }
    printf ("Return value (mcpu read) = %x\n",ret);
/* CLOSE */
}
```


## ACCESS FUNCTION LIBRARY

IFMEM BUFFER MEMORY BATCH WRITE

## Specification

```
Function:
Application:
Function Name:
Processing Code:
IFMEM Buffer Memory Access
Batch Write
nl1send
0x201
Driver Function Number:
4H
```

Processing
Processing code $0 \times 201$ enables batch-write of the IFMEM buffer memory. i.e. locations $0 \times 800$ to $0 \times 1$ fff. Please see section 4.4 IFMEM Operation, for further information. Access station must be specified as 0xff.

Argument two specifies the buffer memory head address and number of bytes to be written. (maximum of 128 bytes)

Argument three contains the write data.
Argument Formats

ARGUMENT-2


ARGUMENT-3


## EXAMPLE

```
#include <stdio.h>
#include <nyuserc.h>
```

PATH *path;
NLARG1 arg1;
main ()
1
int chan, mod, i;
short ret;
unsigned char *arg2;
unsigned char *arg3;
char buff2 [512];
char buff3 [512];
arg2 $=$ buff2;
arg3 $=$ buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 IFMEM BUFFER MEMORY BATCH WRITE */
/* This program writes the data 0xff to locations */
/* 0x810-0x820 of the host A7BDE-A3N-PT32S3 IFMEM buffer memory. */
$\bmod =0 ;$
arg1. demand $=0 \times 201$;
arg1. loop $=0 \times 00$;
arg1. station $=0 \times f f$;
buff2 $[0]=0 \times 10$;
buff2 [1] $=0 \times 08$;
buff2 [2] $=0 \times 00$;
buff2 [3] $=0 \times 10$;
$i=0$;
while (i<16)
1
buff3 [i] $=0 x f f$;
i++;
1
ret $=$ nl1send (path, mod, \&arg1, arg2, arg3);
printf ("Return value (mcpu write) $=\% X \backslash n^{\prime}$, ret);
f* CLOSE */
\}

| ACCESS FUNCTION LIBRARY | IFMEM BUFFER MEMORY RAN |
| :--- | :--- |
| Specification |  |
| Function: |  |
| Application: | IFMEM Buffer Memory Access |
| Function Name: | Random Read |
| Processing Code: | nl1receive |
| Driver Function Number: | $0 \times 202$ |
|  | $3 H$ |

## Processing

Processing code 0x202 enables random-read of the IFMEM buffer memory. i.e. locations $0 \times 800$ to $0 \times 1$ fff. Please see section 4.4 IFMEM Operation, for further information. Access station must be specified as 0xff.

Ärgument two specifies the number of points (bytes) and their corresponding memory addresses. The maximum number of points that may be set in one argument is 40 . Each Point is one byte.

Argument three receives the returned data.
Argument Formats

ARGUMENT-2


ARGUMENT-3


```
EXAMPLE
    IFMEM BUFFER MEMORY RANDOM READ
#include〈stdio.h>
#include<nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
{
    int chan, mod, i;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 IFMEM BUFFER MEMORY RANDOM READ */
/* This program reads locations 0x800 and 0x810 of the */
/* A7BDE-A3N-PT32S3 IFMEM buffer memory. */
    mod}=0
    arg1. demand =0\times202;
    arg1. loop = 0\times00;
    arg1. station = 0xFF;
    buff2 [0] = 0x02;
    buff2 [1] = 0x00;
    buff2 [2] = 0x08;
    buff2 [3] = 0x00;
    buff2 [4] = 0\times10;
    buff2 [5] = 0x08;
    buff2 [6] = 0x00;
    ret = nl1receive (path, mod, &arg1, arg2, arg3);
    printf ("Return value (mcpu rnd rd) =%X\n", ret);
    i=0;
    while (i<2)
    1
        printf ("buff3 [0] = %x\n", buff3 [0]);
        i++;
    l
/* CLOSE */
l
```


## ACCESS FUNCTION LIBRARY

IFMEM BUFFER MEMORY RANDOM WRITE
Specification

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:

IFMEM Buffer Memory Access
Random Write
nl1send
$0 \times 203$
4H

Processing
Processing code $0 \times 203$ enables random write to the IFMEM buffer memory. i.e. locations $0 \times 800$ to $0 \times 1$ fff. Please see section 4.4 IFMEM Operation, for further information. Access station must be specified as 0xff.

Argument two specifies the number of points (maximum of 24)
Argument three specifies the sent data. Each point is specified as follows: ( 1 point $=1$ byte)
Designation: (0) Bit Set ORs contents and bit pattern data.
(1) Bit Reset ANDs contents and bit pattern data.
(2) Byte Write Writes bit pattern data to address.

Address: Memory address of specified device.
Bit Pattern: Data to be written to the device. ( $1=$ "ON")

$$
(0=\text { "OFF" })
$$

Argument Formats

ARGUMENT-2


ARGUMENT-3
Designation

```
EXAMPLE
IFMEM BUFFER MEMORY RANDOM WRITE
#include〈stdio.h〉
#include〈nyuserc.h>
PATH *path;
NLARG1 arg1;
main()
l
    int chan, mod, i;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 IFMEM BUFFER MEMORY RANDOM WRITE */
/* This program writes the data 0xAA to location 0x810 */
/* of the host A7BDE-A3N-PT32S3 IFMEM buffer memory. */
    mod}=0
    arg1. demand = 0x203;
    arg1. loop = 0x00;
    arg1. station = 0xFF;
    buff2 [0] = 0x01;
    buff3 [0] = 0x02;
    buff3 [1] = 0x10;
    buff3 [2] = 0x08;
    buff3 [3] = 0x00;
    buff3 [4] = 0xAA;
    ret = nl1send (path, mod, &arg1, arg2, arg3);
    printf ("Return value (mcpu rnd wrt) = %X\n", ret);
/* CLOSE */
}
```


## ACCESS FUNCTION LIBRARY

IFMEM X-INPUT WRITE
Specification

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:

IFMEM Access
X-Input Write
nl1send
0x204
4H

## Processing

Processing code $0 \times 204$ enables the status of the IFMEM X-Inputs to be controlled by the application program. Please see section 4.4 IFMEM Operation, for further information, regarding the designation of each input.

Argument two specifies the head X-Input number, and the number of points to be written. Since devices are written in multiples of eight, the head $X$-input number may be set to either $0 \times 00$ or $0 \times 08$, and the number of points to either $0 \times 08$ or $0 \times 10$.

Argument three contains the sent data. The required status of the inputs is converted into a multiple of eight bit pattern. This is written to argument three, with the least significant bit of the data corresponding to the head device. A set value of one, will switch the device 'on', and a value of zero, 'off'.

Argument Formats

ARGUMENT-2


ARGUMENT-3


```
EXAMPLE
IFMEM X-INPUT WRITE
#include〈stdio.h>
#include <nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
{
    int chan, mod;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 IFMEM X-INPUT WRITE */
/* This program switches X0 and X4, of the A7BDE-A3N-PT32S3 IFMEM, */
/* 'on'. */
    mod}=0
    arg1. demand = 0x204;
    arg1. loop = 0x00;
    arg1. station = 0xff;
    buff2 [0] = 0x00;
    buff2 [1] = 0x00;
    buff2 [2] = 0x08;
    buff2 [3] = 0x00;
    buff3 [0] = 0\times11;
    ret = nl1send (path, mod, &arg1, arg2, arg3);
    printf ("Return value (mcpu X wr) = %X\n", ret);
/* CLOSE */
l
```


## ACCESS FUNCTION LIBRARY

IFMEM Y-OUTPUT READ

## Specification

## Function:

Application:
Function Name:
Processing Code:
Driver Function Number:

## Processing

Processing code $0 \times 205$ enables reading of the IFMEM Y-Outputs. (Y10 to Y17) Please see section 4.4 IFMEM Operation, for further information, regarding the designation of each output.

Argument two specifies the head $Y$-Output number, and the number of points to be read. These values are fixed at $0 \times 10$ and $0 \times 08$ respectively.

Argument three receives the returned data.
The status of the outputs is returned as group of eight bits. A value of one, indicates that the output is 'on', and a value of zero, 'off'. The least significant bit (bit 0 ) corresponds to the head Y-Output (Y10).

Argument Formats


ARGUMENT-3


```
EXAMPLE
# include <stdio.h>
#include <nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
1
    int chan, mod;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 IFMEM Y-OUTPUT READ */
/* This program reads the status of outputs Y10 to Y17, of */
/* the A7BDE-A3N-PT32S3 IFMEM. */
    mod = 0;
    arg1. demand = 0x205;
    arg1. loop = 0x00;
    arg1. station = 0xff;
    buff2 [0] = 0x10;
    buff2 [1] = 0x00;
    buff2 [2] = 0x08;
    buff2 [3] = 0x00;
    ret = nl1receive (path, mod, &arg1, arg2, arg3);
    printf ("Return value (mcpu Y rd) = %X\n", ret);
    printf ("buff3 [0] = %x\n", buff3 [0]);
/* CLOSE */
l
```

IFMEM Y-OUTPUT READ

## ACCESS FUNCTION LIBRARY

## H.S.MEMORY TRANSFER PARAMETERS

Specification

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:

A7BDE-A3N-PT32S3 Access
H.S.Memory Transfer Parameters
nlisend
$0 \times 803$
4H

## Processing

Processing code 0x803 specifies the high speed device memory transfer parameters. i.e. the ranges of device statuses to be transferred from the SCPU to the high speed memory, and conversely from the high speed memory to the SCPU.

Argument two specifies the transfer parameters. The complete argument table is given in the appendix.

Please note: The ranges for timers and counters are set per point, but the coil status, contact status, and present value, for each device will be transferred.

The transfer parameters may only be set when the A7BDE-A3N-PT32S3 is in STOP mode. Operation status may be checked by the application program using processing code 0x701 Switch Status Read.

Argument three requires no set data.
Argument Formats

ARGUMENT-2


ARGUMENT-3


## EXAMPLE

```
#include <stdio.h>
#include <nyuserc.h>
```

PATH *path;
NLARG1 arg1;
main ()
1
int chan, mod, i ;
short ret;
unsigned char *arg2;
unsigned char *arg3;
char buff2 [512];
char buff3 [512];
arg2 = buff2;
arg3 $=$ buff3;
/* OPEN OF I/F BOARD */
/* HIGH SPEED MEMORY DEVICE TRANSFER PARAMETERS */
/* This program specifies that data registers D0 to D19 are */
$l^{*}$ to be refreshed to and from the high speed device memory */
/* and the SCPU device memory. */
$\bmod =0 ;$
arg1. demand $=0 \times 803$;
arg1. $100 p=0 \times 00$;
arg1. station $=0 \times f f$;
$i=0 \times 00$;
while ( $\mathrm{i}<=0 \times 68$ )
l
buff2 [i] $=0 \times 00$;
i+十;
\}
buff2 $[0 \times 28]=0 \times 00$;
buff2 [0x29] $=0 \times 00$;
buff2 $[0 \times 2 \mathrm{a}]=0 \times 28$;
buff2 $[0 \times 2 b]=0 \times 00$;
buff2 $[0 \times 5 c]=0 \times 00$;
buff2 [0x5d] $=0 \times 00$;
buff2 [0x5e] = 0x28;
buff2 $[0 \times 5 f]=0 \times 00$;
ret $=\mathrm{n} 11$ send (path, mod, \&arg1, arg2, arg3);
printf ("Return value (HSM trsf prm) $=\% X \backslash n^{\prime \prime}$, ret);
/* CLOSE */
\}

## ACCESS FUNCTION LIBRARY

HIGH SPEED MEMORY BATCH READ
Specification
Function:
Application:
Function Name:
Processing Code:

```
A7BDE-A3N-PT32S3 Access
High Speed Memory Batch Read nl1 receive
\(0 \times 206\)
3H
```

Driver Function Number:
Processing
Processing code $0 \times 206$ enables batch-read of the A7BDE-A3N-PT32S3 high speed device memory. i.e. status of SCPU devices. Please see the appendix for head addresses and read data formats.

Argument two specifies the head address and number of bytes to be read. (maximum of 128 bytes)

Argument three receives the returned data. Format is dependent on the requested data.

## Argument Formats



ARGUMENT-3


## EXAMPLE

```
#include <stdio.h>
#include〈nyuserc.h>
```

PATH *path;
NLARG1 arg1;
main ()
1
int chan, mod, i ;
short ret;
unsigned char *arg2;
unsigned char *arg3;
char buff2 [512];
char buff3 [512];
$\arg 2=$ buff2;
arg3 $=$ buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 HIGH SPEED MEMORY BATCH READ */
f* This program reads and displays the status of devices */
/* X00 to X07 from the host A7BDE-A3N-PT32S3 high speed memory. */
$\bmod =0 ;$
arg1. demand $=0 \times 206$;
arg1. loop $=0 \times 00$;
arg1. station $=0 \times f f$;
buff2 $[0]=0 \times 00$;
buff2 [1] $=0 \times 80$;
buff2 [2] $=0 \times 00$;
buff2 [3] $=0 \times 10$;
ret $=$ nl1receive (path, mod, \&arg1, arg2, arg3);
printf ("Return value (HSM batch rd) $=\% X \backslash n$ ", ret);
$\mathrm{i}=0$;
while ( $\mathrm{i}<16$ )
1
printf ("buff3 [\%3d] = \%4X $\backslash n$ ", $i$, buff3 [i]);
$\mathrm{i}=\mathrm{i}+2$;
1
/* CLOSE */
\}

```
ACCESS FUNCTION LIBRARY
HIGH SPEED MEMORY BATCH WRITE
Specification
```

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:

A7BDE-A3N-PT32S3 Access
High Speed Memory Batch Write nilsend $0 \times 208$
4H

## Processing

Processing code $0 \times 208$ enables batch-write of the A7BDE-A3N-PT32S3 high speed device memory. i.e. SCPU device status. Please see the appendix for head addresses and write data formats.
Argument two specifies the head address and number of bytes to be written. (maximum of 128 bytes)

Argument three contains the write data.
Argument Formats


```
EXAMPLE
    HIGH SPEED MEMORY BATCH WRITE
#include <stdio.h>
#include <nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
l
    int chan, mod, i;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 HIGH SPEED MEMORY BATCH WRITE */
/* This program writes the value 0xff to data registers */
/* D0-D7 of the host A7BDE-A3N-PT32S3 high speed memory. */
    mod}=0
    arg1. demand = 0x208;
    arg1. loop = 0x00;
    arg1. station = 0xff;
    buff2 [0] = 0x00;
    buff2 [1] = 0x80;
    buff2 [2] = 0x00;
    buff2 [3] = 0\times10;
    i=0;
    while ( }\textrm{i}<16\mathrm{ )
    |
        buff3 [i] = 0xff;
        i=i+2;
    }
    ret = nl1send (path, mod, &arg1, arg2, arg3);
    printf ("Return value (HSM batch wr) = %X\n", ret);
/* CLOSE */
}
```


## ACCESS FUNCTION LIBRARY

HIGH SPEED MEMORY RANDOM READ

## Specification

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:
Processing
Processing code $0 \times 207$ enables random-read of the A7BDE-A3N-PT32S3 high speed device memory. i.e. SCPU device status. Please see the appendix for head addresses and read data format.

Argument two specifies the number of points and their corresponding memory addresses. The maximum number of points that may be set in one argument is 40 .

Argument three receives the returned data.
Argument Formats


ARGUMENT-3

| First Point Data |
| :---: |
| Second Point Data |
|  |
|  |
|  |
|  |
|  |
|  |

```
EXAMPLE
HIGH SPEED MEMORY RANDOM READ
#include <stdio.h>
# include <nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
|
    int chan, mod, i;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 HIGH SPEED MEMORY RANDOM READ */
/* This program reads and displays the present value of */
/* timer T0 from the host A7BDE-A3N-PT32S3 high speed memory. */
    mod}=0
    arg1. demand = 0x207;
    arg1. loop = 0x00;
    arg1. station = 0xff;
    buff2 [0] = 0x02;
    buff2 [1] = 0x00;
    buff2 [2] = 0x98;
    buff2 [3] = 0x00;
    buff2 [4] = 0x01;
    buff2 [5] = 0x98;
    buff2 [6] = 0x00;
    ret = nl1receive (path, mod, &arg1, arg2, arg3);
    printf ("Return value (HSM rnd rd) =%X\n", ret);
    printf ("buff3 [0] = %x\n", buff3 [0]);
    printf ("buff3 [1] = %x\n", buff3 [1]);
/* CLOSE */
}
```


## ACCESS FUNCTION LIBRARY

HIGH SPEED MEMORY RANDOM WRITE
Specification

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:
Processing
Processing code $0 \times 209$ enables random-write to the A7BDE-A3N-PT32S3 high speed device memory, i.e. SCPU device status. Please see the appendix for head addresses and write data format.

Argument two specifies the number of points (maximum of 24)
Argument three specifies the sent data. Each point is specified as follows:
Designation: (0) Bit Set ORs contents and bit pattern data.
(1) Bit Reset ANDs contents and bit pattern data.
(2) Byte Write Writes bit pattern data to address.

Address: Memory address of specified device
Bit Pattern: Data to be written to the device ( $1=$ "ON")
( $0=$ "OFF")

Argument Formats

ARGUMENT-2


ARGUMENT-3


```
EXAMPLE
```

\#include〈stdio.h〉

```
#include〈stdio.h〉
#include <nyuserc.h>
#include <nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
|
    int chan, mod, i;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 HIGH SPEED MEMORY RANDOM WRITE */
/* This program writes to the value 0xf0f0 to data register */
/* D0 of the host A7BDE-A3N-PT32S3 high speed memory. */
    mod =0;
    arg1. demand =0x209;
    arg1. loop = 0x00;
    arg1. station = 0xff;
    buff2 [0] = 0x02;
    buff3 [0] = 0x02;
    buff3 [1] = 0x00;
    buff3 [2] = 0x88;
    buff3 [3] = 0x00;
    buff3 [4] = 0xf0;
    buff3 [5] = 0x02;
    buff3 [6] = 0x01;
    buff3 [7] = 0x88;
    buff3 [8] = 0x00;
    buff3 [9] = 0xf0;
    ret = nl1send (path, mod, &arg1, arg2, arg3);
    printf ("Return value (HSM rnd wr) = %X\n", ret);
/* CLOSE */
|
```


## ACCESS FUNCTION LIBRARY

## A7BDE-A3N-PT32S3 LED STATUS READ

## Specification

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:

A7BDE-A3N-PT32S3 Board Control LED Status Read
nl1 receive
0x700
3 H

## Processing

Code $0 \times 700$ enables reading of the host A7BDE-A3N-PT32S3 network LED status indicators, and self-diagnosis error messages. The access station number must be specified as 0xFF.

Argument two requires no set data.
Argument three receives the returned data. The error message is contained in the first sixteen bytes, with the LED statuses, transferred as bit values in the proceeding bytes. Please see section SCPU Self Diagnosis for the various error messages. The LED statuses and their corresponding bits are as follows.

| MINI LINK STATUS ${ }^{* 1}$ (byte 16) |  |  |  | LINK STATUS ${ }^{* 2}$ (byte 18) |  |  |  |
| :---: | :--- | :---: | :--- | :---: | :--- | :--- | :--- |
| BIT | STATUS | BIT | STATUS | BIT | STATUS | BIT | STATUS |
| 0 | RUN | 4 | ALWAYS 1 | 0 | CRC | 4 | DATA |
| 1 | RD | 5 | ALWAYS 1 | 1 | OVER | 5 | UNDER |
| 2 | LOOP | 6 | ALWAYS 1 | 2 | AB.IF | 6 | F.LOOP |
| 3 | REM | 7 | ALWAYS 1 | 3 | TIME | 7 | R.LOOP |

Note: (0) $={ }^{\prime} \mathrm{On}^{\prime} \quad$ (1) $={ }^{\prime} \mathrm{Off}^{\prime}$
Argument Formats

ARGUMENT-2


ARGUMENT-3


```
EXAMPLE
    A7BDE-A3N-PT32S3 LED STATUS READ
#include〈stdio.h>
#include<nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
l
    int chan, mod;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    arg2 = buff2;
    arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 LED/ERROR STATUS READ */
1* This program reads and displays self-diagnosis error */
/* messages, and the status of the networks MELSECNET and */
/* MELSECNET/MINI error LEDs. */
    mod}=0
    arg1. demand = 0x700;
    arg1. loop = 0x00;
    arg1. station = 0xff;
    ret = nl1receive (path, mod, &arg1, arg2, arg3);
    printf ("Return value (LED read) = %x\n", ret);
    for (i=0x00; i <= 0x 12; i++)
    l
        if (i< 0x10)
        |
            printf ("buff3 [%2x] = %2c\n", i, buff3 [i]);
        |
        else
        |
            printf ("buff3 [%2x] = %2x\n", i, buff3 [i]);
        }
        }
/* CLOSE */
}
```


## ACCESS FUNCTION LIBRARY

A7BDE-A3N-PT32S3 SWITCH STATUS READ

## Specification

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:

```
A7BDE-A3N-PT32S3 Board Control
Switch Status Read
nl1receive
0x701
3H
```


## Processing

Processing code $0 \times 701$ enables reading of the host A7BDE-A3N-PT32S3 control switch position (switch No. 0.), memory size, ROM/RAM, and protected RAM memory ranges (switch No. 1.). Please note, the access station number must be set at Oxff.

Argument two specifies the switch number.
Argument three receives the returned data. (switch $0 / 1$ statuses)
Switch 0
Byte 1
Switch Status

| Value | SWITCH STATUS |
| :---: | :--- |
| 0 | RUN |
| 1 | STOP |
| 2 | PAUSE |
| 3 | STEP RUN |

Note: When the switch number is " 0 ", the read status is the setting of the STOP/RUN switch, not the CPU's operating status.

Switch 1
Byte 1
Memory Protected Ranges

| Bit position | Range | Value |
| :---: | :--- | :--- |
| 0 | 20000 to 23FFF | $0:$ Not Protected |
| 1 | 24000 to 27FFF |  |
| 2 | 28000 to 2CFFF |  |
| 3 | $2 C 000$ to 2FFFF |  |

Switch 1
Byte 2
ROM/RAM
Memory Size

| Bit Position | Value |
| :---: | :---: |
| 0 | $0: ~ R O M ~ s e t t i n g ~$ <br> 1: RAM setting |
| $1,2,3$ | $0 \times 05$ (MCA-8) |

Argument Formats

ARGUMENT-2


ARGUMENT-3


```
EXAMPLE
    A7BDE-A3N-PT32S3 SWITCH STATUS READ
```

```
#include〈stdio.h>
```

\#include〈stdio.h>
\#include〈nyuserc.h>
\#include〈nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
l
int chan, mod;
short ret;
unsigned char *arg2;
unsigned char *arg3;
char buff2 [512];
char buff3 [512];
arg2 = buff2;
arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 SWITCH STATUS READ */
/* This program reads and displays, the status of the */
/* selected switch. (switch 0 or 1) */
mod}=0
arg1. demand = 0x701;
arg1. loop = 0x00;
arg1. station = 0xFF;
printf ("Select Switch Number (0/1)\t");
scanf ("%x", \&buff2 [0]);
buff2 [1] = 0x00;
ret = nl1receive (path, mod, \&arg1, arg2, arg3);
printf ("Return value (sw. stat. rd.) = %x\n", ret);
printf ("buff3 [0] = %x\n", i, buff3 [0]);
printf ("buff3 [1] = %x\n", i, buff3 [1]);
/* CLOSE */
}

```

\section*{ACCESS FUNCTION LIBRARY}

A7BDE-A3N-PT32S3 VERSION READ
Specification

Function:
Application:
Function Name:
Processing Code:
Driver Function Number:

A7BDE-A3N-PT32S3 Board Access
Version Read
nl1receive
0x702
3H

\section*{Processing}

Code \(0 \times 702\) specifies version read of the host A7BDE-A3N-PT32S3 option card. The access station number must be specified as 0xFF.

Argument two requires no set data.
Argument three receives the board version memory table of sixty four bytes. The table contents is as follows:
```

0-1H Pass Word fixed at "SG" (ASCII Code)
2-3H Check Sum of bytes 4 to 1FH (Hex)
4-5H Software Version (ASCII Code)
6-BH ROM Date Two bytes each - Year - Month - Day (ASCII)
C-FH Reserved area (set to 0x00)
10-1FH Software Type e.g. A3NCPU (ASCII Code)
20-2FH Hardware Type e.g. A7BD-A3N-PT32S3 (ASCII Code)
30-31H 2-Port Memory Size e.g. 4000H i.e. 8K Bytes (Hex)
32-33H 2-Port Attribute Fixed at 0001H (Hex)
34-35H Usable Offset (Hex)
36-3FH Reserved Area

```

Argument Formats

ARGUMENT-2


ARGUMENT-3

```

EXAMPLE
A7BDE-A3N-PT32S3 VERSION READ

# include <stdio.h>

\#include<nyuserc.h>
PATH *path;
NLARG1 arg1;
main ()
l
int chan, mod, i;
short ret;
unsigned char *arg2;
unsigned char *arg3;
char buff2 [512];
char buff3 [512];
arg2 = buff2;
arg3 = buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 VERSION READ */
/* This program reads the current version of the host */
/* A7BDE-A3N-PT32S3. */
mod = 0;
arg1. demand = 0x702;
arg1. loop = 0x00;
arg1. station = 0xff;
ret = n11receive (path, mod, \&arg1, arg2, arg3);
printf ("Return value (version read) = %x\n", ret);
for (i = 0x00; i <= 0x35; i++)
l
if ((i>0x01 \&\& i<0x06) (i>0x2f))
{
printf ("buff3 [%2x] = %2x\n", i, buff3 [i]);
}
else
|
printf ("buff3 [%2x] = %2c\n", i, buff3 [i]);
}
}
/* CLOSE */
l

```

\section*{ACCESS FUNCTION LIBRARY}

A7BDE-A3N-PT32S3 BOARD RESET
Specification
Function:
Application:
Function Name:
Processing Code:
Driver Function Number:
Processing
Processing code \(0 \times 800\) specifies general reset of the host A7BDE-A3N-PT32S3 option card.
At reset All SCPU data is cleared, and devices reset.
SCPU operation is re-initiated.
All self-diagnosed errors are cleared.
All IFMEM data is cleared.
All high speed memory data is cleared, including the transfer parameters. MELSECNET (if master) and MELSECNET/MINI are reset.

Arguments two and three require no set data.
Argument Formats

ARGUMENT-2


ARGUMENT-3


\section*{EXAMPLE}
```

\#include <stdio.h>
\#include <nyuserc.h>

```
PATH *path;
NLARG1 arg1;
main ()
1
    int chan, mod, i ;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [128];
    char buff3 [2048];
    arg2 \(=\) buff2;
    arg3 \(=\) buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 GENERAL RESET */
/* This program performs general reset of the host */
/* A7BDE-A3N-PT32S3. */
    \(\bmod =0 ;\)
    arg1. demand \(=0 \times 800\);
    arg1. loop \(=0 \times 00\);
    arg1. station \(=0 x f f\);
    ret \(=\) nl1send (path, mod, \&arg1, arg2, arg3);
    printf ("Return value (general reset) \(=\% x \backslash n\) ", ret);
/* CLOSE */

\section*{ACCESS FUNCTION LIBRARY}

\section*{A7BDE-A3N-PT32S3 INDICATOR RESET}

Specification
Function:
Application:
Function Name:
Processing Code:
Driver Function Number:

A7BDE-A3N-PT32S3 Board Control
Indicator Reset
nl1send
\(0 \times 80 \mathrm{~A}\)
4H

Processing
Processing code \(0 \times 80 \mathrm{~A}\) specifies indicator reset of the A7BDE-A3N-PT32S3 option cards. i.e. all self-diagnosed errors and error messages will be cleared. If the original cause of the error has not been rectified, the same error will be indicated on the next program scan of the SCPU.

Arguments two and three require no set data.
Argument Formats

```

EXAMPLE

```
```

\#include〈stdio.h>

```
#include〈stdio.h>
#include〈nyuserc.h>
```

\#include〈nyuserc.h>

```
```

PATH *path;

```
NLARG1 arg1;
main ()
\}
    int chan, mod;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    \(\arg 2=\) buff2;
    arg3 \(=\) buff3;
/* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 INDICATOR RESET */
/* This program resets the self-diagnose error messages and */
/* network status LEDs. */
    \(\bmod =0 ;\)
    arg1. demand \(=0 \times 80 \mathrm{~A}\);
    arg1. loop \(=0 \times 00\);
    arg1. station \(=0 x f f ;\)
    ret \(=\) nl1send (path, mod, \&arg1, arg2, arg3);
    printf ("Return value (ind. reset) \(=\% x \backslash n "\), ret);
/* CLOSE */
|

\section*{ACCESS FUNCTION LIBRARY}

A7BDE-A3N-PT32S3 FREE DATA SEND
Specification
\begin{tabular}{ll} 
Function: & General Data \\
Application: & Data Free Send \\
Function Name: & nilsend \\
Processing Code: & \(0 \times 40\) \\
Driver Function Number: & 4 H
\end{tabular}

Processing
Code \(0 \times 40\) enables Data Free Send between a master/local A-CPU-A7BDE-A3N-PT32S3 station, and a local/master A7BDE-J71P21/R21-PC station. (i.e. master to local, or local to master. not local to local) The free data is sent to a buffer memory location on the receiving A7BDE-J71P21/R21-PC station. The buffer memory can hold ten 130 byte messages, which may be accessed in a first in first out basis. Once the buffer memory is full, no new messages may be sent until the received data has been read.

Argument two specifies the number of bytes to be sent ( 128 max ), and a request code. The request code labels the sent data as free data and must be specified within the range 0x80 and OXFE.

Argument three contains the send data.
Argument Formats

ARGUMENT-2


ARGUMENT-3


\section*{EXAMPLE}
```

\#include〈stdio.h>
\#include<nyuserc.h>

```
PATH *path;
NLARG1 arg1;
main ()
1
    int chan, mod;
    short ret;
    unsigned char *arg2;
    unsigned char *arg3;
    char buff2 [512];
    char buff3 [512];
    \(\arg 2=\) buff2;
    \(\arg 3=\) buff3;
f* OPEN OF I/F BOARD */
/* A7BDE-A3N-PT32S3 FREE DATA SEND */
/* This program sends free data to local A7BDE-J71P21/R21 */
/* station one. */
    \(\bmod =0 ;\)
    arg1. demand \(=0 \times 40\);
    arg1. loop \(=0 \times 00\);
    arg1. station \(=0 \times 01\);
    buff2 [0] \(=0 \times 09\);
    buff2 [1] \(=0 \times 80\);
    buff3 [0] = 'A';
    buff3 [1] = '7';
    buff3 [2] = 'B';
    buff3 [3] = 'D';
    buff3 [4] = ' \(E\) ';
    buff3 [5] = '-';
    buff3 [6] = 'A';
    buff3 [7] = '3';
    buff3 [8] = ' N ';
    ret \(=\) ni1send (path, mod, \&arg1, arg2, arg3);
    printf ("Return value (free data send) \(=\% x \backslash n "\), ret);
/* CLOSE */
\}

\section*{7. TROUBLESHOOTING}

This section explains the procedure for determining the cause of problems and the errors and corrective actions for error codes.

\subsection*{7.1 Troubleshooting Flow Charts}

Details for fault finding may be found as follows.

\section*{Occurrence of error}

\(\left.\begin{array}{|c|}\hline \text { Is "RUN" } \\
\text { LED off? }\end{array}\right] \quad\)\begin{tabular}{l} 
To Section 7.3 "Flow chart used when "RUN" LED has \\
turned off"
\end{tabular}
\(\longrightarrow\)\begin{tabular}{l} 
Is "RUN" LED \\
flickering?
\end{tabular}\(\longrightarrow\)\begin{tabular}{l} 
To Section 7.4 "Flow chart used when "RUN" LED \\
flickers"
\end{tabular}
\begin{tabular}{|c|}
\hline \begin{tabular}{c} 
l/O module \\
does not operate \\
properly.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|}
\hline \begin{tabular}{c} 
Program cannot \\
be written.
\end{tabular} \\
\(\longrightarrow\)\begin{tabular}{l} 
To Section 7.6 "Flow chart used when program cannot \\
be written"
\end{tabular} \\
\hline
\end{tabular}

\section*{7. TROUBLE SHOOTING}

\subsection*{7.2 Flow Chart "POWER" LED Off}


\subsection*{7.3 Flow Chart "RUN" LED Off}


\subsection*{7.4 Flow Chart "RUN" LED Flickers}

The A3NCPU is fitted with an ASCII character display which will indicate any error which has caused the RUN LED to flicker.


\subsection*{7.5 Flow Chart Load of Output Module does not Turn On}


\subsection*{7.6 Malfunction in Program Down Load to PLC}


\subsection*{7.7 Error Code List}

If an error occurs is RUN mode, an error display or error code (including a step number) is stored in the special register by the self-diagnostic function. The error code reading procedure and the causes and corrective actions for errors are shown in the table below.

\section*{Error code list}
\begin{tabular}{|c|c|c|c|c|}
\hline Error Message & Content of Special Register D9008 (BIN value) & CPU
States & Error and Cause & Corrective Action \\
\hline "INSTRCT. CODE ERR" (Checked during instruction execution) & 10 & Stop & \begin{tabular}{l}
Instruction code, which cannot be decoded by CPU, is included in the program. \\
(1) ROM including invalid instruction code, has been loaded. \\
(2) Memory contents have been corrected.
\end{tabular} & \begin{tabular}{l}
(1) Read the error step by use of peripheral equipment and correct the program at that step. \\
(2) In the case of ROM, rewrite the contents of the ROM or change the ROM.
\end{tabular} \\
\hline \begin{tabular}{l}
"PARAMETER ERROR" \\
(Checked at power on, reset, STOP to RUN, PAUSE to STEP-RUN)
\end{tabular} & 11 & Stop & Capacity larger than the memory capacity of CPU has been set and then write to CPU has been performed. & \begin{tabular}{l}
(1) Check the loading of CPU memory and load it correctly. \\
(2) Read the parameter contents of CPU memory, check and correct the contents, and write them to the memory again.
\end{tabular} \\
\hline \begin{tabular}{l}
"MISSING ENDINS." \\
(Checked at M9056 ог M9057 ON, STOP to RUN, PAUSE to STEP-RUN)
\end{tabular} & 12 & Stop & \begin{tabular}{l}
(1) There is no END (FEND) instruction in the program. \\
(2) When subprogram has been set in parameters, there is no END instruction in the subprogram.
\end{tabular} & Write END at the end of the program/subprogram. \\
\hline "CAN'TEXECUTE (P)" (Checked at CJ , SC.], JMP, CALLP execution, STOP to RUN, PAUSE to STEP-RUN) & 13 & Stop & \begin{tabular}{l}
(1) There is no jump destination or plural destinations specified by the CJ, SCJ, CALL , CALLP or JMP instruction. \\
(2) There is a CHG instruction and no setting of subprogram. \\
(3) Although there is no CALL instruction, the RET instruction exists in the program and has been executed. \\
(4) The CJ, SCJ, CALL, CALLP or JMP instruction has been executed with its jump destination located below the END instruction. \\
(5) The number of FOR instructions does not match that of NEXT instruction. \\
(6) The JMP instruction specified between FOR and NEXT has caused execution to deviate from between FOR and NEXT. \\
(7) The JMP instruction has caused execution to deviate from the subroutine before the RET instruction is executed. \\
(8) The JMP instruction has caused execution to jump to a step or subroutine between FOR and NEXT.
\end{tabular} & (1) Read the error step by use of peripheral equipment and correct the program at that step. (Make correction such as the insertion of jump destination or the changing of jump destinations to one.) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Error Message & Content of Special Register D9008 (BIN value) & \[
\begin{gathered}
\text { CPU } \\
\text { States }
\end{gathered}
\] & Error and Cause & Corrective Action \\
\hline "CAN'T EXECUTE (I)" (Checked at the occurrence of interruption, STOP to RUN, PAUSE to STEP-RUN) & 15 & Stop & \begin{tabular}{l}
(1) Although the interrupt unit is used, there is no number of interrupt pointer I, which corresponds to that unit, in the program or there are plural numbers. \\
(2) No IRET instruction has been entered in the interrupt program. \\
(3) There is IRET instruction in other than the interrupt program.
\end{tabular} & \begin{tabular}{l}
(1) Check for the presence of interrupt program which corresponds to the interrupt unit and create and interrupt program or reduce the same numbers of \(I\). \\
(2) Check if there is IRET instruction in the interrupt program and enter the IRET instruction. \\
(3) Check if there is IRET instruction in other than the interrupt program and delete the RET instruction.
\end{tabular} \\
\hline "CASSETTE ERROR" (Checked at power on, reset) & 16 & Stop & The memory cassette is not loaded. & Load the memory cassette and reset. \\
\hline "RAM ERROR" (Checked at power on, reset, M9084 ON during STOP) & 20 & Stop & The CPU has checked if write and read operations can be performed properly to the data memory area of CPU, and as a result, either or both has not been performed. & Since this is CPU hardware error, consult Mitsubishi, representative. \\
\hline \begin{tabular}{l}
"OPE. CIRCUIT ERR." \\
(Checked at power on, reset)
\end{tabular} & 21 & Stop & The operation circuit, which performs the sequence processing in the CPU, does not operate properly. & \\
\hline "WDTERROR" (Checked at the execution of END instruction) & 22 & Stop & \begin{tabular}{l}
Scan time exceeds watch dog error monitor time. \\
(1) Scan time of user program has become excessive. \\
(2) Scan time has lengthened due to instantaneous power failure which occurred during scan.
\end{tabular} & \begin{tabular}{l}
(1) Calculate and check the scan time of user program and reduce the scan time by use of CJ instruction, etc. \\
(2) Monitor the content of special register D9005 by use of peripheral equipment. When the content is other than 0 , line voltage is insufficient. Therefore, check the power and eliminate the voltage fluctuation.
\end{tabular} \\
\hline "END NOT EXECUTE" (Checked at the execution of END instruction) & 24 & Stop & \begin{tabular}{l}
(1) When the END instruction is executed, another instruction code has been read due to noise, etc. \\
(2) The END instruction has changed to another instruction code for some reason.
\end{tabular} & Perform reset and run. If the same error is displayed again, it is the CPU hardware error. Therefore, consult Mitsubishi representative. \\
\hline \begin{tabular}{l}
"WDT ERROR" \\
(Checked continuously)
\end{tabular} & 25 & Stop & The END instruction cannot be executed with the program looped. & Check for an endless loop and correct the program. \\
\hline \begin{tabular}{l}
"UNIT VERIFY ERR." \\
(Checked at the execution of END instruction (Not checked when M9084 or M9094 is on))
\end{tabular} & 31 & \[
\begin{aligned}
& \text { RUN } \\
& \text { (Stop) }
\end{aligned}
\] & \begin{tabular}{l}
I/O module data is different from that at power-on. \\
(1) The \(1 / O\) module (including the special function module) is incorrectly disengaged or has been removed, or a different module has been loaded.
\end{tabular} & \begin{tabular}{l}
(1) Among special registers D9116 to D9123, the bit corresponding to the module verify error is "1". Therefore, monitor the registers by use of peripheral equipment and check for the module with "1". \\
(2) When the fault has been corrected reset CPU.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Error Message & Content of Special Register D9008 (BIN value) & CPU States & Error and Cause & Corrective Action \\
\hline \begin{tabular}{l}
"FUSE BREAK OFF" \\
(Checked at the execution of END instruction (Not checked when M9084 or M9094 is on))
\end{tabular} & 32 & RUN
(Stop) & There is an output module of which fuse has blown. & \begin{tabular}{l}
(1) Check the fuse blow indicator LED of output module and change the fuse of module of which LED is on. \\
(2) The check of fuse blow module can also be made by the peripheral equipment. Among special registers D9116 to D9123, the bit corresponding to the module of verify error is " 1 ". Therefore, make checks by monitoring the registers.
\end{tabular} \\
\hline "CONTROL -BUS ERR." (Checked at the execution of FROM and TO instructions) & 40 & Stop & \begin{tabular}{l}
The FROM and TO instructions cannot be executed. \\
(1) Error of control bus with special function module.
\end{tabular} & Since this is the special function module, CPU module or base unit hardware error. Therefore, change the unit and check the defective module. For the defective module, consult Mitsubishi representative. \\
\hline \begin{tabular}{l}
"SP. UNIT DOWN" \\
(Checked at the execution of FROM and TO instructions)
\end{tabular} & 41 & Stop & \begin{tabular}{l}
When the FROM or TO instruction is executed, access has been made to the special function module but the answer is not given. \\
(1) The accessed special function module is defective.
\end{tabular} & Since this is the accessed special function unit error, consult Mitsubishi representative. \\
\hline "LINK UNIT ERROR" (Checked at power on, reset, STOP to RUN, PAUSE to STEP-RUN) & 42 & Stop & AJ71R22 or AJ71P22 is loaded in the master station. & Remove the AJ71R22 or PJ71P22 from the master station. After correction, perform reset and start at the initial operation. \\
\hline "I/O INT. ERROR" (Checked at the occurrence of interruption) & 43 & Stop & Although the interrupt module is not loaded, interruption has occurred. & Since this is certain unit hardware error. Therefore, change the unit and check the defective unit. For the defective unit, consult Mitsubishi representative. \\
\hline "SP.UNIT LAY.ERR." (Checked at power on, reset, STOP to RUN, PAUSE to STEP-RUN) & 44 & Stop & \begin{tabular}{l}
(1) Three or more computer link modules are loaded with respect to one CPU module. \\
(2) Two or more units of AJ71P21 or AJ71R21 are loaded. \\
(3) Two or more interrupt modules are loaded. \\
(4) In the parameter setting of A6GPP, while I/O module is actually loaded, special function module has been set in the I/O assignment, and vice versa.
\end{tabular} & \begin{tabular}{l}
(1) Reduce the computer link modules to two or less. \\
(2) Reduce the AJ71P21 or AJ71R21 to one or less. \\
(3) Reduce the interrupt module to one. \\
(4) Re-set the \(1 / O\) assignment of parameter setting by use of A6GPP according to the actually loaded special function module.
\end{tabular} \\
\hline "SP. UNIT ERROR" (Checked at the execution of FROM and TO instructions) & 46 & Stop (Run) & Access (execution of FROM to TO instruction) has been made to a location where there is no special function module. & Read the error step by use of peripheral equipment, and check and correct the content of FROM or TO instruction at that step by use of peripheral equipment. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Error Message & Content of Special Register D9008 (BIN value) & \[
\begin{array}{|c|}
\hline \text { CPU } \\
\text { States }
\end{array}
\] & Error and Cause & Corrective Action \\
\hline "LINK PARA. ERROR" (Checked at power on, reset, STOP to RUN, PAUSE to STEP-RUN) & 47 & Run & \begin{tabular}{l}
(1) The contents, which have been written to the parameter area of link by setting the link range in the parameter setting of A6GPP, A6PHP or A6HGP, are different from the link parameter contents for some reason. \\
(2) The setting of the total number of slave stations is 0 .
\end{tabular} & \begin{tabular}{l}
(1) Write parameters again and make check. \\
(2) When the error is displayed again, it is the hardware error. Therefore, consult Mitsubishi representative.
\end{tabular} \\
\hline "OPERATION ERROR" (Checked at instruction execution) & 50 & Run & \begin{tabular}{l}
(1) The result of \(B C D\) conversion has exceeded the specified range ( 9999 or 99999999 ). \\
(2) Setting has been performed exceeding the specified device range and operation cannot be performed. \\
(3) File registers are used in the program without performing the capacity setting of file registers.
\end{tabular} & Read the error step by use of peripheral equipment, and check and correct the program at that step. (Check device setting range, BCD conversion value, etc.) \\
\hline "BATTERY ERROR" (Checked continuously (Not checked when M9084 is on)) & 70 & Run & \begin{tabular}{l}
(1) The battery voltage has reduced to less than the specified value. \\
(2) The battery lead is disconnected.
\end{tabular} & \begin{tabular}{l}
(1) Change the battery. \\
(2) When RAM or power failure compensation is used, connect the battery.
\end{tabular} \\
\hline
\end{tabular}

\section*{APPENDICES}

\section*{APPENDIX 1 External Dimensions}

A7BDE-A3N-PT32S3A


A7BDE-A3N-B.C


A7LU1EP21


A7LU1ER21


\section*{APPENDIX 2 Differences in the A7BDE-A3N-PT32S3 and A3NCPU}

\section*{(a) Differences in Specifications}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Item Type} & A7BDE-A3N-PT32S3 & A3NCPU \\
\hline \multicolumn{2}{|r|}{Control system} & \multicolumn{2}{|l|}{Repeated operation (using stored program)} \\
\hline \multicolumn{2}{|r|}{I/O control method} & Direct method Re & and direct methods \\
\hline \multicolumn{2}{|r|}{Programming language} & \multicolumn{2}{|l|}{Language dedicated to sequence control Combined use of relay symbol type and logic symbolic language.} \\
\hline \multicolumn{2}{|l|}{Combined use of MELSAP language} & \multicolumn{2}{|l|}{Allowed} \\
\hline \multirow{3}{*}{Number of instructions} & Sequence instruction & \multicolumn{2}{|l|}{22 types} \\
\hline & Basic instruction & \multicolumn{2}{|l|}{132 types} \\
\hline & Application instruction & 107 types & 109 types \\
\hline \multicolumn{2}{|r|}{Processing speed (sequence instruction) ( \(\mathrm{sec} / \mathrm{step}\) )} & 1.0 to 2.3 & Direct method: 1.0 to 2.3 Refresh method: 1.0 \\
\hline \multicolumn{2}{|r|}{1/O points} & \multicolumn{2}{|l|}{2048 points} \\
\hline \multicolumn{2}{|r|}{Constant scan function (starting a program in fixed intervals)} & \multicolumn{2}{|l|}{Settings are possible in 10 ms intervals over a range of 10 to 1990 ms .} \\
\hline \multicolumn{2}{|r|}{Watch dog timer (WDT)} & \multicolumn{2}{|l|}{Settings are possible in 10 ms intervals over a range of 10 to 2000 ms .} \\
\hline \multicolumn{2}{|l|}{Allowable power failure period} & 10 ms or less & 20 ms or less \\
\hline \multicolumn{2}{|r|}{Memory capacity} & 64 KB & Maximum 320 KB \\
\hline \multicolumn{2}{|r|}{\multirow[t]{2}{*}{Program capacity}} & \multicolumn{2}{|l|}{(Main sequence program + main microcomputer program) maximum of 30 K steps main microcomputer program can be set to a maximum of 58 KB (29K steps))} \\
\hline & & \multicolumn{2}{|l|}{(Sub sequence program + sub microcomputer program) maximum of 30 K steps sub microcomputer program can be set to a maximum of 58 KB (29K steps))} \\
\hline \multicolumn{2}{|r|}{Internal relay (M) (points)} & 1000 (M0 to 999) & \multirow{3}{*}{\(\binom{\) Total number of M, L and S }{-2048 (set by parameters) }} \\
\hline \multicolumn{2}{|r|}{Latch relay (L) (points)} & 1024 (L1000 to 2047) & \\
\hline \multicolumn{2}{|r|}{Step relay (S) (points)} & 0 points (None in initial status) & \\
\hline \multicolumn{2}{|r|}{Link relay (B) (point)} & \multicolumn{2}{|l|}{1024 (B0 to 3FF)} \\
\hline \multirow[b]{2}{*}{Timer (T)} & Number of points & \multicolumn{2}{|l|}{256} \\
\hline & Specifications & \multicolumn{2}{|l|}{\(\left.\begin{array}{l}100 \mathrm{~ms} \text { timer: setting time } 0.1 \text { to } 3276.7 \mathrm{sec} \\ \text { (T0 to } 999) \\ 10 \mathrm{~ms} \text { timer: setting time } 0.01 \text { to } 327.67 \mathrm{sec} \\ \text { (T200 to } 255 \text { ) } \\ 100 \mathrm{~ms} \text { retentive timer: }(0.1 \text { to } 3276.7 \mathrm{sec})\end{array}\right\}\) (Set by parameters)} \\
\hline \multirow[b]{2}{*}{Counter (C)} & Number of points & \multicolumn{2}{|l|}{256} \\
\hline & Specifications & \begin{tabular}{l}
Normal counter: setting range 1 to 32767 (C0 to 255) \\
Interrupt counter: setting range 1 to 32767 \\
Counters used in interrupt programs
\end{tabular} & Set by parameters \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Item Type & A7BDE-A3N-PT32S3 & A3NCPU \\
\hline Data register (D) (points) & \multicolumn{2}{|l|}{1024 (D0 to 1023)} \\
\hline Link register (W) (points) & \multicolumn{2}{|l|}{1024 (W0 to 3FF)} \\
\hline Annunciator (F) (points) & \multicolumn{2}{|l|}{256 (F0 to 255)} \\
\hline File register (R) (points) & \multicolumn{2}{|l|}{Max. 8192 (R0 to 8191)} \\
\hline Accumulator (A) (points) & \multicolumn{2}{|l|}{2 (A0,A1)} \\
\hline Index register (V,Z) (points) & \multicolumn{2}{|l|}{\(2(\mathrm{~V}, \mathrm{Z})\)} \\
\hline Pointer ( P ) & \multicolumn{2}{|l|}{256 (P0 to 255)} \\
\hline Pointer for interrupt (I) & \multicolumn{2}{|l|}{32 (10 to 31)} \\
\hline Special relay (M) & \multicolumn{2}{|l|}{256 (M9000 to 9255)} \\
\hline Special register (D) & \multicolumn{2}{|l|}{256 (D9000 to 9255)} \\
\hline Comment points & \multicolumn{2}{|l|}{Max. 4032} \\
\hline Status latch function & \multicolumn{2}{|l|}{Available} \\
\hline Sampling trace function & \multicolumn{2}{|l|}{Available} \\
\hline Offline switch function & \multicolumn{2}{|l|}{Available (Y, M, L, B, F)} \\
\hline Annunciator display function & \multicolumn{2}{|l|}{\(F\) number display} \\
\hline Remote RUN/PAUSE contact setting & \multicolumn{2}{|r|}{Available} \\
\hline Operation mode switching when error occurs & \multicolumn{2}{|c|}{Available} \\
\hline STOP RUN output mode switching & \multicolumn{2}{|r|}{Available} \\
\hline Keyword entry & \multicolumn{2}{|c|}{Available} \\
\hline Print title entry & \multicolumn{2}{|r|}{Available} \\
\hline Assignment change of number I/O occupied points & \multicolumn{2}{|l|}{Possible with peripherals (with the exception of the PU)} \\
\hline Setting of latch range for power failure data retention & \multicolumn{2}{|l|}{The following latch ranges are permitted: B0 to 3FF, T0 to \(255, \mathrm{C} 0\) to \(255, \mathrm{DO}\) to 1023 , W0 to 3 FF} \\
\hline Step operation & \multicolumn{2}{|l|}{Break point stop and 1 instruction operation are possible.} \\
\hline Clock & \multicolumn{2}{|l|}{Year, month, date, hour, minute, second, and day of the week can be written to and read from the special register.} \\
\hline LED display & \begin{tabular}{l}
None \\
(The content displayed on the A3NCPU LEDs can be confirmed using the board information of the option board setting.)
\end{tabular} & Information can be displayed in a 16character display on the front panel for the CPU module. The kinds of data displayed include error comments resulting from errors occurring during self-diagnosis, and comments resulting from OUTF and SETF. \\
\hline Method for LED display reset & LEDs are reset using board data derived from the option board settings. & LED display is reset using the LED display reset witch. \\
\hline Method for hardware reset & Hardware is reset using board data derived from the option board settings. & Hardware is reset using the reset switch. \\
\hline
\end{tabular}
(b) Differences in Instruction Specifications

All the instructions of the A7BDE-A3N-PT32S3 (SCPU) and A3NCPU are the same. However, the instructions listed below have varying conditions.
(1) PR/PRC instruction

The PR and PRC instructions cannot be used to display the data on the A6FD (external display unit) which is connected to an output module.
This is because the extension base unit cannot be connected to the A7BDE-A3N-PT32S3 (SCPU). Even if the PR/PRC instruction is executed to output module of a remote \(1 / O\) station, a correct display cannot be obtained if to the period of the link scan time is shorter than the strobe signal duration of 10 ms .
(2) SEG instruction

The SEG instruction should be used as a 7 segment decode instruction with M9052 turned OFF. If the SEG instruction is executed with M9052 ON, partial refresh processing is conducted. However, because the A7BDE-A3N-PT32S3 has direct processing only, the above partial refresh processing will not be realised.
(c) Differences in Special Relay and Special Register Specifications

All the special relays (M9000 to M9255) and the special registers (D9000 to D9255) of the A7BDE-A3N-PT32S3 (SCPU) and the A3NCPU are the same.
However, the following special relays and special registers are not used.
*M9049 (changing the number of output characters)
*M9052 (SEG instruction switch)
*M9094 (I/O exchange flag)
*D9094 (Exchange I/O first I/O number)

\section*{APPENDIX 3 Driver Start-Up Error Messages}
\begin{tabular}{|c|c|c|c|}
\hline No. & \multicolumn{2}{|r|}{Contents} & \begin{tabular}{l}
Start \\
State
\end{tabular} \\
\hline \multirow{2}{*}{0} & Message & MELSEC DRIVER M-A3N.SYS Ver.00A & \multirow{2}{*}{Success} \\
\hline & Contents & Started correctly. & \\
\hline \multirow[t]{2}{*}{1} & Message & ERROR 0001 IN MELSEC DRIVER M-A3N.SYS INT-A PARAMETER ERROR & \multirow[t]{2}{*}{Failure} \\
\hline & Contents & Characters in argument (1) are not INT-A. & \\
\hline \multirow[t]{2}{*}{2} & Message & ERROR 0002 IN MELSEC DRIVER M-A3N.SYS INT-A NUMBER ERROR & \multirow[t]{2}{*}{Failure} \\
\hline & Contents & The number for argument (1) is not between \(0 \times 60\) and 0xff. & \\
\hline \multirow[t]{2}{*}{3} & Message & ERROR 0003 IN MELSEC DRIVER M-A3N.SYS BD PARAMETER ERROR & \multirow[t]{2}{*}{Failure} \\
\hline & Contents & Characters in argument (2) are not BD. & \\
\hline \multirow[t]{2}{*}{4} & Message & ERROR 0004 IN MELSEC DRIVER M-A3N.SYS bD NUMBER ERROR & \multirow[t]{2}{*}{Failure} \\
\hline & Contents & The number for argument (2) is not between 0 and 7. & \\
\hline \multirow[t]{2}{*}{5} & Message & ERROR 0005 IN MELSEC DRIVER M-A3N.SYS INT-B PARAMETER ERROR & \multirow[t]{2}{*}{Failure} \\
\hline & Contents & Characters in argument (3) are not INT-B & \\
\hline \multirow[t]{2}{*}{6} & Message & ERROR 0006 IN MELSEC DRIVER M-A3N.SYS INT NUMBER ERROR & \multirow[t]{2}{*}{Failure} \\
\hline & Contents & The number for argument (3) is not between 0 and 7. & \\
\hline \multirow[b]{2}{*}{7} & Message & ERROR 0007 IN MELSEC DRIVER M-A3N.SYS BOARD NOT FOUND & \multirow[b]{2}{*}{Failure} \\
\hline & Contents & \begin{tabular}{l}
No board is found at the location indicated by argument (2). Causes: \\
(1) The board is not loaded. \\
(2) The number set for argument (2) overlaps the number of the other board. \\
(3) The other board and the 2-port memory overlap each other.
\end{tabular} & \\
\hline \multirow[b]{2}{*}{8} & Message & ERROR 0008 IN MELSEC DRIVER M-A3N.SYS BOARD NOT RESPONSE. & \multirow[b]{2}{*}{Failure} \\
\hline & Contents & \begin{tabular}{l}
Communication with the board is not possible when starting the driver. Causes: \\
(1) The board is not loaded correctly. \\
(2) The number set for argument (2) overlaps the number of the other board.
\end{tabular} & \\
\hline \multirow[b]{2}{*}{10} & Message & ERROR 0010 IN MELSEC DRIVER N-A3N.SYS 100H/300H PARAMETER ERROR & \multirow[b]{2}{*}{Failure} \\
\hline & Contents & \begin{tabular}{l}
The number set with the l/O port setting pin on the board and the number set for argument (4) do not agree. \\
The number set for argument (4) is not between 100 H and 300 H .
\end{tabular} & \\
\hline \multirow[t]{2}{*}{11} & Message & ERROR 0011 IN MELSEC DRIVER M-A3N.SYS SET UP PIN NOT "AT" ERROR & \multirow[t]{2}{*}{Failure} \\
\hline & Contents & The AT setting pin on the board is not at the AT position. & \\
\hline
\end{tabular}

\section*{APPENDIX 4 Function Return Values and Error Codes}

The following table shows the return value for the driver functions.
\begin{tabular}{|c|l|l|}
\hline Table & \multicolumn{1}{|c|}{ Error No. } & \multicolumn{1}{|c|}{ Contents of Return Value } \\
\hline \multirow{2}{*}{1} & \(0 \times 00\) & Normal termination \\
\cline { 2 - 3 } & \(0 \times 01\) to \(0 \times 3 \mathrm{f}, 0 \times f f f f\) & Board error \\
\hline 2 & \(0 \times 40\) to \(0 \times 7 \mathrm{f}\) & Processing request error \\
\hline 3 & \(0 \times 80\) to \(0 \times 0 \mathrm{cf}\) & Data error \\
\hline 4 & \(0 \times 0\) do to \(0 \times 0 \mathrm{ff}\) & Board detection error \\
\hline
\end{tabular}
(1) Normal termination or board error
\begin{tabular}{|c|l|l|}
\hline \begin{tabular}{c} 
Return \\
Value \\
(HEX)
\end{tabular} & \multicolumn{1}{|c|}{ Error Contents } & \multicolumn{1}{c|}{ Countermeasures } \\
\hline 0 & Normal termination & \begin{tabular}{l} 
Correct the error that occurred \\
when starting the driver.
\end{tabular} \\
\hline 1 & The driver has not started. & \begin{tabular}{l} 
Check that the board is mounted \\
correctly.
\end{tabular} \\
\hline 2 & \begin{tabular}{l} 
Board response error \\
Time-out while waiting for a response to the processing.
\end{tabular} \\
\hline 4 & \begin{tabular}{l} 
A function other than the "nl1sync" is requested during \\
SENDRECEIVE processing. \\
The "nl1syn" function is requested during processing other \\
than SEND/RECEIVE processing.
\end{tabular} & \begin{tabular}{l} 
Synchronize with SYNC. \\
Correct so that SYNC is not ex- \\
ecuted.
\end{tabular} \\
\hline FFFF & \begin{tabular}{l} 
Status (decimal -1) \\
During SEND/RECEIVE processing
\end{tabular} & Synchronize with SYNC. \\
\hline
\end{tabular}

\section*{(2) Processing request error}
\begin{tabular}{|c|l|l|}
\hline \begin{tabular}{l} 
Return \\
Value \\
(HEX)
\end{tabular} & \multicolumn{1}{|c|}{ Error Contents } & Countermeasures \\
\hline 40 & \begin{tabular}{l} 
Command error \\
A command other than NL10PEN, NL1CLOSE, NL1RECEIVE, \\
or NL1SEND is set.
\end{tabular} & \begin{tabular}{l} 
Correct the command code. (Correct \\
the library.)
\end{tabular} \\
\hline 41 & \begin{tabular}{l} 
Channel error \\
A unregistered channel number is set.
\end{tabular} & Correct the channel number. \\
\hline 42 & \begin{tabular}{l} 
Open error \\
The designated channel is already opened.
\end{tabular} & \begin{tabular}{l} 
Specify the OPEN command only \\
once.
\end{tabular} \\
\hline 43 & \begin{tabular}{l} 
Close error \\
The designated channel is already closed.
\end{tabular} & \begin{tabular}{l} 
Specify the CLOSE command only \\
once.
\end{tabular} \\
\hline 44 & \begin{tabular}{l} 
Path error \\
The designated path number has not been opened through \\
the communication line.
\end{tabular} & \begin{tabular}{l} 
Change the path number to the one \\
opened through the communication \\
line.
\end{tabular} \\
\hline 45 & \begin{tabular}{l} 
Processing code error \\
An unsupported processing code has been set. \\
The processing code requested to the A3N board host station \\
cannot be processed by itself.
\end{tabular} & Correct the ARG1 processing code. \\
\hline
\end{tabular}
(3) Data error
\begin{tabular}{|c|c|c|}
\hline \[
\begin{aligned}
& \text { Return } \\
& \text { Value } \\
& \text { (HEX) }
\end{aligned}
\] & Error Contents & Countermeasures \\
\hline 80 & \begin{tabular}{l}
Byte/point number read error \\
The number of bytes (batch read) or the number of points (random read) is outside the allowable range.
\end{tabular} & Set the number within the allowable range. \\
\hline 82 & \begin{tabular}{l}
\(X\) number or \(Y\) number error \\
The head X number designation for writing input X is not " 0 " or " 8 ". \\
The head \(Y\) number designation for reading output \(Y\) is not " 16 ".
\end{tabular} & Correct the X number or Y number. \\
\hline 83 & \begin{tabular}{l}
X point or Y point number error \\
In the "input \(X\) writing" operation, the set number is not " 8 " or " 16 " when the head number X designation is " 0 ", or the set number is not " 8 " when the head number \(X\) designation is " 8 ". In the "output \(Y\) reading" operation, the set number is not " 8 ".
\end{tabular} & Correct the X number or Y point. \\
\hline 84 & \begin{tabular}{l}
Byte/point number write error \\
The number of bytes (batch write) or the number of points (random write) is outside the allowable range.
\end{tabular} & Set the number within the allowable range. \\
\hline 87 & \begin{tabular}{l}
Remote designation error \\
A setting other than RUN/STOP/PAUSE is set.
\end{tabular} & Set RUN/STOP/PAUSE for remote setting. \\
\hline 88 & \begin{tabular}{l}
Random write designation error \\
A code other than set ( 0 ), reset (1), and write (2) is set.
\end{tabular} & Set set/reset/write for random write. \\
\hline 89 & \begin{tabular}{l}
Canceling processing \\
The next processing request was given before the current processing was completed.
\end{tabular} & Give the next processing request only after the current processing has been completed. \\
\hline 8A & \begin{tabular}{l}
Switch number designation error \\
The set switch number is not " 0 " or " 1 " for the switch reading operation.
\end{tabular} & Correct the designated switch number. \\
\hline
\end{tabular}
(4) Board detection error
\begin{tabular}{|c|c|c|}
\hline Return Value (HEX) & Error Contents & Countermeasures \\
\hline E0 & \begin{tabular}{l}
PC No. error \\
The request destination station does not exist.
\end{tabular} & Correct the station number. \\
\hline E1 & \begin{tabular}{l}
Processing mode error \\
The request destination ACPU cannot process the processing code. This was checked by the request destination ACPU.
\end{tabular} & Check the request destination ACPU and the processing code. \\
\hline E2 & Special module designation error The designated special module cannot do the require processing. & Correct the Y No. \\
\hline E3 & \begin{tabular}{l}
Other data error \\
An error is contained in the part of the data, such as the request data address, head step, or the number of shift bytes.
\end{tabular} & Correct the request data. \\
\hline E4 & \begin{tabular}{l}
Link designation error \\
The set request destination station cannot process the processing code. This was checked by the request destination station.
\end{tabular} & Check the request destination station and the processing code. \\
\hline E8 & \begin{tabular}{l}
Remote error \\
The keyword in the remote RUN/STOP/PAUSE request does not match.
\end{tabular} & Find the source station where the corresponding remote STOP/ PAUSE request is given to the request destination ACPU. \\
\hline E9 & \begin{tabular}{l}
Link time-over \\
The request source stopped the link during processing.
\end{tabular} & Reestablish the link. \\
\hline EA & \begin{tabular}{l}
Special module busy \\
The designated special module is carrying out other processing.
\end{tabular} & Check the special module hardware. \\
\hline EC & Request destination busy When sending general data, either the request destination receive buffer is full or the request destination station is not ready for receiving. & Give the receive request when the request destination is in a condition to receive data. \\
\hline F0 & \begin{tabular}{l}
Link error \\
A request is given to an off-the-link station.
\end{tabular} & Establish the link. \\
\hline F1 & \begin{tabular}{l}
Special module busy error \\
The designated special module is not ready to begin processing.
\end{tabular} & Check the special module hardware. \\
\hline F2 & \begin{tabular}{l}
Special module time-over \\
No response is returned from the designated special module.
\end{tabular} & Check the special module hardware. \\
\hline
\end{tabular}

\section*{APPENDIX 5 Assembly of MELSECNET/MINI Twisted Pair Connector}

The twisted-pair link connector is constructed of the following components.


The following section provides the procedure for assembling a connector for twisted-pair link application.
(a) Remove the outer cover of the shielded wire. The exposed shielding should be long enough for it to be clamped.
\[
\pi
\]
(b) Solder the wires to the connector.

!
(c) Fit connector onto the A cover and clamp the shielded wire firmly with the clamp and connect to the IBM \({ }^{\circledR}\) PC/AT \({ }^{\circledR}\) FG.

\section*{,}
(d) Mount the C screws to the A cover.
\[
\sqrt{3}
\]
(e) Place the \(B\) cover on the \(A\) cover, place the nuts on the \(B\) screws and tighten firmly.


\section*{APPENDIX 6 Special Relays and Registers}

\section*{(a) Special relay list}

Special relay list
The special relays are internal relays used for specific purposes.
Therefore, do not turn on or off the special relays in the program.
\begin{tabular}{|c|c|c|c|}
\hline Number & Name & Description & Details \\
\hline \({ }^{*}{ }^{1}\) M9000 & Fuse blown & \begin{tabular}{l}
OFF: Normal \\
ON: Presence of fuse blow module
\end{tabular} & Turned on when there is one or more output modules of which fuse has been blown. Remains on if normal status is restored. \\
\hline \({ }^{*}{ }^{1} \mathrm{M} 9002\) & I/O module verify error & \begin{tabular}{l}
OFF: Normal \\
ON: Presence of error
\end{tabular} & Turned on if the status of \(1 / 0\) module is different from entered status when power is turned on. Remains on if normal status is restored. \\
\hline \({ }^{* 1}\) M9005 & AC DOWN detection & OFF: AC is good ON: AC is down & Turned on if power failure of within 20 ms occurs. Reset when POWER switch is moved from OFF to ON position. \\
\hline M9006 & Battery low & \begin{tabular}{l}
OFF: Normal \\
ON: Battery low
\end{tabular} & Turned on when battery voltage drops below the specified value. Turned off when battery voltage becomes normal. \\
\hline \({ }^{1} 1 \mathrm{M} 9007\) & Battery low latch & OFF: Normal ON: Battery low & Turned on when battery voltage drops below the specified value. Remains on if battery voltage becomes normal \\
\hline \({ }^{* 1}\) M9008 & Self-diagnostic error & OFF: Absence of error ON: Presence of error & Turned on when an error is found as a result of self-diagnosis. \\
\hline M9009 & Annunciator detection & OFF: Absence of detection ON: Presence of detection & Turned on when OUT F or SET F instruction is executed. Switched off when D9124 value is set to 0 . \\
\hline M9010 & Operation error flag & \begin{tabular}{l}
OFF: Absence of error \\
ON: presence of error
\end{tabular} & Turned on when operation error occurs during execution of an application instruction. Turned off when the error is eliminated. \\
\hline \({ }^{* 1}\) M9011 & Operation error flag & OF: Absence of error ON: Presence of error & Turned on when operation error occurs during execution of an application instruction. Remains on if normal status is restored. \\
\hline M9012 & Carry flag & OFF: Carry off ON: Carry on & Carry flag used in an application instruction \\
\hline M9016 & Data memory clear flag & OFF: No processing ON: Output clear & Clears all data memory (except special relays and special registers) in the remote run mode from a computer, etc. when M9016 is 1. \\
\hline M9017 & Data memory clear flag & OFF: No processing ON: Output clear & Clears all unlatched data memory (except special relays and special registers) in the remote run mode from a computer, etc. when M9017 is 1. \\
\hline M9020 & User timing clock No. 0 & & \\
\hline M9021 & User timing clock No. 1 & & \\
\hline M9022 & User timing clock No. 2 & & Relay which repeats on/off at predetermined scan intervals. When power is turned on or reset is performed, the clock starts with off. Set the on/off intervals by executing the DUTY instruction. \\
\hline M9023 & User timing clock No. 3 & & \\
\hline M9024 & User timing clock No. 4 & & \\
\hline *2 M9025 & Clock data set request & \begin{tabular}{l}
OFF: No processing \\
ON: Data set request
\end{tabular} & Writes clock data from D9025 to D9028 to the clock devices after the END instruction is executed at the can when M9025 is switched on. \\
\hline M9026 & Clock data error & OFF: No error ON: Error & Switched on when a clock data (D9025 to D9028) error occurs. \\
\hline M9027 & Clock data display & OFF: No processing ON: Display & Displays clock data (D9025 to D9028) on the LED on the CPU front panel. \\
\hline \({ }^{*}\) M9028 & Clock data read request & OFF: No processing ON: Read request & Reads clock data in BCD to D9025 to D9028 when M9028 is switched on. \\
\hline M9030 & 0.1 sec. clock & & \\
\hline M9031 & 0.2 sec. clock & & 0.1 second, 0.2 second, 1 second, 2 second, and 1 minute clocks are generated. \\
\hline M9032 & 1 sec. clock & & ed on and off per scan but turned on and off even during scan if the \\
\hline M9033 & 2 sec. clock & & performed. \\
\hline M9034 & 1 min. clock & & \\
\hline M9036 & Normally ON & ON OFF & \\
\hline M9037 & Normally OFF & ON OFF & Used as dummy contacts of initialization and application instruction in sequence program. M9036 and M9037 are switched on/off independently of the \\
\hline M9038 & On only for 1 scan after run & \[
\begin{array}{|l|}
\hline \text { ON } \\
\text { OFF }
\end{array}
\] & accordance with the RUN/STOP switch position, i.e. switched off when the switch is set to STOP. When the switch is set to other than STOP, M9038 is \\
\hline M9039 & RUN flag (off only for 1 scan after run) & \[
\begin{aligned}
& \mathrm{ON} \\
& \mathrm{OFF}
\end{aligned}
\] & switched on only during 1 can and M9039 is switched off only during 1 scan. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Number & Name & Description & Details \\
\hline M9040 & PAUSE enable coil & OFF: PAUSE disabled ON: PAUSE enabled & \multirow[b]{2}{*}{When RUN key switch is at PAUSE position or remote pause contact has turned on and if M9040 is on, PAUSE mode is set and M9041 is turned on.} \\
\hline M9041 & PAUSE status contact & OFF: Not during pause ON: During pause & \\
\hline -M9042 & Stop status contact & OFF: Not during stop ON: During stop & Switched on when the RUN/STOP switch is set to STOP. \\
\hline M9043 & Sampling trace completion & \begin{tabular}{l}
OFF: During sampling trace \\
ON: Sampling trace completion
\end{tabular} & Turned on upon completion of sampling trace performed the number of times preset by parameter after STRA instruction is executed. Reset when STRAR instruction is executed. \\
\hline M9044 & Sampling trace & \begin{tabular}{l}
0 1: Same as STRA execution \\
0: Same as STRAR execution
\end{tabular} & Has the same functions as the STRA and STRAR instructions. (M9044 is forced to switch on/off by the peripheral device.) When switched on, M9044 provides the same function as the STRA instruction. When switched off, M9044 provides the same function as the STRAR instruction. At this time, the sampling trace condition is based on the value in D9044. 10 for scan, time for time ( 10 ms increments)) \\
\hline M9046 & Sampling trace & \begin{tabular}{l}
OFF: Except during trace \\
ON: During trace
\end{tabular} & On during sampling trace. \\
\hline M9047 & Sampling trace preparation & OFF: Sampling trace stop ON: Sampling trace start & Sampling trace is not executed until M9047 is turned on. By turning off M9047, sampling trace is stopped. \\
\hline M9051 & CHG instruction execution disable & OFF: Disable ON: Enable & Switch on to disable CHG instruction. Switch on to request program transfer. Automatically switched off on completion of the transfer. \\
\hline \({ }^{*}\) M 9053 & EI/DI instruction switching & \begin{tabular}{l}
OFF: Sequence interrupt control \\
ON: Link interrupt control
\end{tabular} & Switch on to execute the link refresh enable, disable (EI, DI) instructions. \\
\hline M9054 & STEP RUN flag & OFF: Not during step run ON: During step run & Switched on when the RUN/STOP switch is in STEP RUN. \\
\hline M9055 & Status latch completion flag & OFF: Uncompleted ON: Completed & Turned on when status latch is completed. Turned off by reset instruction. \\
\hline M9056 & Main program \(\mathrm{P}, \mathrm{I}\) set request & ON: During \(P\), 1 set request OFF: Except during P. I set request & \multirow[t]{2}{*}{Switch on upon completion of the transfer of another program during RUN (e.g. subprogram during RUN of the main program). Automatically switched off when P, I setting is complete.} \\
\hline M9057 & Subprogram P, I set request & ON: During P, I set request OFF: Except during P, I set request & \\
\hline \({ }^{* 2}\) M9084 & Error check setting & OFF: Error checked ON: Error unchecked & Used to set whether or not the following error checks are made at the execution of the END instruction. (To shorten END instruction processing time) Fuse blown, I/O unit verify error, battery error \\
\hline
\end{tabular}

\section*{POINT}
(1) All special relays are switched off by any of the power-off, latch clear and reset operations. The special relays remain unchanged when the RUN/STOP switch is set to STOP.
(2) The above relays marked *1 remain "on" if normal status is restored. Therefore, to turn them "off", use the following method:
1) Method by user program

Insert the circuit shown at right into the program and turn on the reset execution command contact to clear the special relay \(\mathbf{M}\).

2) Method by peripheral equipment

Forcibly reset the special relay by the test function of peripheral equipment.
For the operation procedure, refer to the manual of each peripheral equipment.
3) By moving the RESET key switch at the CPU front to the RESET position, the special relay is turned "off".
(3) Special relays marked *2 are switched on/off in the sequence program.
(4) Special relays marked *3 are switched on/off in test mode of the peripheral.
(b) Special register D

The special registers are data registers used for specific purposes. Therefore, do not write data to the special registers in the program (except the ones with numbers marked \({ }^{*}\) in the table).
\begin{tabular}{|c|c|c|c|}
\hline Number & Name & Stored Data & Description \\
\hline D9000 & Fuse blown & Fuse blown module number & When fuse flow modules are detected, the smallest number of the detected units is stored in hexadecimal. (Example: When fuse of Y50 to 6F output modules have blown, " 50 " is stored in hexadecimal.) To monitor D9000 data using a peripheral equipment, perform monitoring in hexadecimal display. (Cleared when all contents of D9100 to D9107 are reset to 0 .) \\
\hline D9002 & I/O module verify error & E/O module verify error module number & \begin{tabular}{l}
If \(1 / O\) module data is different from data entered are detected when the power is turned on, the first I/O number of the smallest number module among the detected modules is stored in hexadecimal. (Storing method is the same as that of \(\mathbf{D 9 0 0 0}\).) To monitor 09002 data using a peripheral equipment, perform monitoring in hexadecimal display. \\
(Cleared when all contents of D9116 to D9123 are reset to 0 .)
\end{tabular} \\
\hline \({ }^{*}{ }^{1}\) D9005 & AC DOWN counter & AC DOWN time count & Number " 1 " is added each time input voltage becomes \(80 \%\) or less of rating while the CPU module is performing operation, and the value is stored in BIN code. \\
\hline * \({ }^{1} 99008\) & Self-diagnostic error & Self-diagnostic error number & When an error is found as a result of self-diagnosis, the error number is stored in BIN code. \\
\hline D9009 & Annunciator detection & F number at which external failure has occurred & When one of F0 to 255 is turned on by OUT F or SET F, the F number, which has been detected earliest among the \(F\) numbers which have turned on, is stored in BIN coed. D9009 can be cleared by RST F or LEDR instruction. If another F number has been detected, the clearing of D9009 causes the next number to be stored in D9009. \\
\hline D9009 & Annunciator detection & F number at which external failure has occurred & When one of FO to 255 is turned on by OUT F or SET F, the F number, which has been detected earliest among the \(F\) numbers which have turned on, is stored in BIN code. D9009 can be cleared by RST F or LEDR instruction or moving INDICATOR RESET switch on CPU front to ON position. If another F number has been detected, the clearing of D9009 causes the next number to be stored in D9009. \\
\hline D9010 & Error step & Step number at which operation error has occurred & When operation error has occurred during execution of an application instruction, the step number, at which the error has occurred, is stored in BIN code. Thereafter, each time operation error occurs, the contents of D9010 are renewed. \\
\hline D9011 & Error step & Step number at which operation error has occurred & When operation error has occurred during execution of an application instruction, the step number, at which the error has occurred, is stored in BIN code. Since storage into D9011 is made when M9011 changes from off to on, the contents of D9011 cannot be renewed unless M9011 is cleared by user program. \\
\hline D9014 & V/O control mode & I/O control mode number & \begin{tabular}{l}
The set mode is represented as follows: \\
\(0=1 / O\) indirect mode \\
\(1=\) Input in refresh mode, output in direct mode \\
\(3=1 / O\) in refresh mode
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Number & Name & Stored Data & Explanation \\
\hline D9015 & CPU operating status & CPUOperating states & \begin{tabular}{l}
- The operating states of CPU as shown below are stored in D9015. \\
\({ }^{* 1}\) When M9040 is turned off when the CPU is in the RUN mode, the CPU remains in the RUN mode if changed to the PAUSE mode.
\end{tabular} \\
\hline & ROM/RAM setting & \[
\begin{aligned}
& \text { 0: ROM } \\
& \text { 1: RAM } \\
& \text { 2: E2ROM }
\end{aligned}
\] & Indicates the setting for memory chop selection. Any of 0 to 2 is stored in BIN code. \\
\hline & Program number & \begin{tabular}{l}
0 : Main program (ROM) \\
1: Main program (RAM) \\
2: Subprogram (RAM)
\end{tabular} & Indicates which sequence program is run presently. Any of 0 to 2 is stored in BIN code. ("2" only for A3NCPU) \\
\hline D9017 & Scan time & Minimum scan time ( 10 ms increments) & If scan time is smaller than the content of D9017, the value is newly stored at each END. Namely, the minimum value of scan time is stored into D9017 in BIN code. \\
\hline D9018 & Scan time & Scam time (10ms increments) & Scan time is stored in BIN code at each END and always rewritten. intervals of (set value) \(\times 10 \mathrm{~ms}\). \\
\hline
\end{tabular}

\section*{APPENDICES}
\begin{tabular}{|c|c|c|c|}
\hline Number & Name & Stored Data & Description \\
\hline D9019 & Scan time & Maximum scan time (10ms increments) & If scan time is larger than the content of D9019, the value is newly stored at each END. Namely, the maximum \\
\hline \({ }^{* 2}\) D9020 & Constant scan & Constant scan time (Specified by user in 10 ms increments) & \begin{tabular}{l}
Sets user program execution intervals in 10 ms increments. \\
0 : Constant scan function unused \\
1 to 200: Constant scan function used, program executed at value of scan time is stored into D9019 in BIN code.
\end{tabular} \\
\hline \({ }^{2}\) D9025 & Clock data & Clock data (Year, month) & Stores the year (least significant two digits) and month in BCD. \\
\hline *2 D9026 & Clock data & Clock data (Day, hour) & Stores the day and hour in BCD. \\
\hline *2 D9027 & Clock data & Clock data (Minute, second) & Stores the minute and second in BCD. \\
\hline *2 D9028 & Clock data & \begin{tabular}{l}
Clock data \\
l, day of the week)
\end{tabular} & Stores the day of the week in BCD. \\
\hline D9044 & For sampling trace & Step or time for sampling trace & \begin{tabular}{l}
The value that D9044 contains is used as a sampling trace condition when the sampling trace instruction STRA/STRAR is executed by switching on/off M9044 from the peripheral equipment. \\
0 for scan \\
Time (in 10 ms increments) for time \\
The value is stored in BIN.
\end{tabular} \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Number & Name & Stored Data & \multicolumn{14}{|c|}{Description} \\
\hline D9125
D9126 & \multirow{12}{*}{Annunciator detection number} & \multirow{12}{*}{Annunciator detection number} & \multicolumn{14}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
When one of F0 to 255 is turned on by OUT \(F\) or SET F, F number, which has turned on, is entered into D9125 to D9132 in due order. F number, which has been turned off by RST F, is erased from D9125 to D9132, and the contents of data registers succeeding the data register, where the erased \(F\) number was stored, are shifted to the preceding data registers. By executing LED R instruction, the contents of D9125 to D9132 are shifted upward by one. (This can also be performed by the indicator reset operation in the board information of the option board setting.) When there are 8 annunciator detections, the 9 th one is not stored into D9125 to 9132 even if detected. \\
SET SET SET RET SET SET SET SET SET SET SET \\
F50 F25 F19 F25 F15 F70 F65 F38 F110F151F210 LEDR
\end{tabular}}} \\
\hline D9127 & & & & & & & & & & & & & & & & \\
\hline & & & \multirow[t]{3}{*}{\begin{tabular}{l}
D9009 \\
D9124 \\
D9125
\end{tabular}} & 0 & 50 & 50 & 50 & 50 & 50 & 50 & 50 & 50 & 50 & 50 & 50 & 99 \\
\hline & & & & 0 & 1 & 2 & 3 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 8 & 8 \\
\hline & & & & 0 & 50 & 50 & 50 & 50 & 50 & 50 & 50 & 50 & 50 & 50 & 50 & 99 \\
\hline D9129 & & & \[
\begin{aligned}
& \text { D9125 } \\
& \text { D9126 }
\end{aligned}
\] & 0 & 0 & 25 & 25 & 99 & 99 & 99 & 99 & 99 & 99 & 99 & 99 & 15 \\
\hline & & & D9127 & 0 & 0 & 0 & 99 & 0 & 15 & 15 & 15 & 15 & 15 & 15 & 15 & 70 \\
\hline D9130 & & & D9128 & 0 & 0 & 0 & 0 & 0 & 0 & 70 & 70 & 70 & 70 & 70 & 70 & 65 \\
\hline & & & D9129 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 65 & 65 & 65 & 65 & 65 & 38 \\
\hline D9131 & & & D9130 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 38 & 38 & 38 & 38 & 110 \\
\hline & & & D9131 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 110 & 110 & 110 & 151 \\
\hline & & & D9132 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 151 & 151 & 210 \\
\hline
\end{tabular}

\section*{POINT}
(1) All special register data is cleared by any of the power-off, latch clear and reset operations. The data is retained when the RUN/STOP switch is set to STOP.
(2) For the above special registers marked *1, the contents or register are not cleared if normal status is restored. Therefore, to clear the contents, use the following method:
1) Method by user program

Insert the circuit shown at right into the program and turn on the clear execution command contact to clear the contents of register.

2) Method by peripheral
equipmentSet the register to " 0 " changing the present value by the test function of peripheral equipment or set to " 0 " by forced reset. For the operation procedure, refer to the manual of each peripheral equipment.
3) By moving the RESET key switch at the CPU front to the RESET position, the special register is set to " 0 ".
(3) Data is written to the special registers marked *2 by the sequence program.

\section*{APPENDIX 7 Special Link Relays and Registers}
1) Link special relays only valid when the host is the master station
\begin{tabular}{|c|c|c|c|}
\hline Device Number & Name & \multicolumn{2}{|r|}{Description} \\
\hline M9206 & Link parameter error in the host & \begin{tabular}{l}
OFF : Normal \\
ON : Error
\end{tabular} & Depends on whether or not the link parameter setting of the host is valid. \\
\hline M9210 & Link card error (master station) & OFF : Normal ON : Error & Depends on presence or absence of the link card hardware error. Judged by the CPU. \\
\hline M9224 & Link status & \begin{tabular}{l}
OFF: Offline \\
ON : Online, interstation test, or loopback selfcheck
\end{tabular} & Depends on whether the master station is online or offline or is in interstation test or loopback self-check mode. \\
\hline M9225 & Forward loop error & OFF: Normal ON: Error & Depends on the error condition of the forward loop line. \\
\hline M9226 & Reverse loop error & OFF: Normal ON : Error & Depends on the error condition of the reverse loop line. \\
\hline M9227 & Loop test status & \begin{tabular}{l}
OFF: Unexecuted \\
ON : Forward or reverse loop test being executed
\end{tabular} & Depends on whether or not the master station is executing a forward or a reverse loop test. \\
\hline M9232 & Local station operating status & \begin{tabular}{l}
OFF: RUN or STEP RUN mode \\
ON: STOP or PAUSE mode
\end{tabular} & Depends on whether or not a local station is in STOP or PAUSE mode. \\
\hline M9233 & Local station error detect & \begin{tabular}{l}
OFF: No error \\
ON: Error detected
\end{tabular} & Depends on whether or not a local station has detected an error in another station. \\
\hline M9235 & Local or remote I/O station parameter error detect & \begin{tabular}{l}
OFF : No error \\
ON : Error detected
\end{tabular} & Depends on whether or not a local or a remote I/O station has detected any link parameter error in the master station. \\
\hline M9236 & Local or remote I/O station initial communicating status & \begin{tabular}{l}
OFF : Noncommunicating \\
ON: Communicating
\end{tabular} & Depends on whether or not a local or a remote I/O station is communicating initial data (such as parameters) with the master station. \\
\hline M9237 & Local or remote //O station error & OFF: Normal ON: Error & Depends on the error condition of a local or remote I/O station. \\
\hline M9238 & Local or remote I/O station forward/reverse loop error & OFF : Normal ON: Error & Depends on the error condition of the forward and reverse loop lines of a local or a remote I/O station. \\
\hline
\end{tabular}
2) Link special relays only valid when the host is a local station
\begin{tabular}{|c|c|c|c|}
\hline Device Number & Name & \multicolumn{2}{|r|}{Description} \\
\hline M9211 & Link card error (local station) & OFF : Normal ON: Error & Depends on presence or absence of the link card error. Judged by the CPU. \\
\hline M9240 & Link status & \begin{tabular}{l}
OFF: Online \\
ON : Offline, interstation test, or loopback selfcheck
\end{tabular} & Depends on whether the local station is online or offline, or is in interstation test or loopback self-check mode. \\
\hline M9241 & Forward loop error & OFF: Normal ON: Error & Depends on the error condition of the forward loop line. \\
\hline M9242 & Reverse loop error & OFF : Normal ON: Error & Depends on the error condition of the reverse loop line. \\
\hline M9243 & Loopback execution & OFF: Non-executed ON: Executed & Depends on whether or not loopback is occurring at the local station. \\
\hline M9246 & Data unreceived & \begin{tabular}{l}
OFF: Received \\
ON: Unreceived
\end{tabular} & Depends on whether or not data has been received from the master station. \\
\hline M9247 & Data unreceived & \begin{tabular}{l}
OFF: Received \\
ON: Unreceived
\end{tabular} & Depends on on whether or not a tier three station has received data from its master station in a three-tier system. \\
\hline M9250 & Parameter unreceived & \begin{tabular}{l}
OFF: Received \\
ON: Unreceived
\end{tabular} & Depends on whether or not link parameters have been received from the master station. \\
\hline M9251 & Link break & OFF : Normal ON: Break & Depends on the data link condition at the local station. \\
\hline M9252 & Loop test status & \begin{tabular}{l}
OFF: Unexecuted \\
ON : Forward or reverse loop test is being executed.
\end{tabular} & Depends on whether or not the local station is executing a forward or a reverse loop test. \\
\hline M9253 & Master station operating status & \begin{tabular}{l}
OFF: RUN or STEP RUN mode \\
ON: STOP or PAUSE mode
\end{tabular} & Depends on whether or not the master station is in STOP or PAUSE mode. \\
\hline M9254 & Operating status of other local stations & \begin{tabular}{l}
OFF: RUN or STEP RUN mode \\
ON: STOP or PAUSE mode
\end{tabular} & Depends on whether or not a local station other than the host is in STOP or PAUSE mode. \\
\hline M9255 & Error status of other local stations & OFF : Normal ON : Error & Depends on whether or not a local station other than the host is in error. \\
\hline
\end{tabular}
1) Link special registers only valid when the host station is the master station
Device
Number Name



2) Link special registers only valid when the host station is a local station


\section*{APPENDIX 8 A-CPU Device Memory Map}

The data memory area \(\left(8000_{\mu}\right.\) to 9 FFF \(\left._{H}\right)\) stores device data. The memory area of each device and its configuration are as indicated below.

\subsection*{4.4.1}










\begin{tabular}{|c|c|c|c|c|}
\hline Device & CPU Type & \multicolumn{2}{|r|}{Address} & Configuration \\
\hline \multirow[b]{2}{*}{\[
\begin{aligned}
& \text { Index } \\
& (\mathrm{Z}, \mathrm{~V})
\end{aligned}
\]} & \multirow{2}{*}{A0, 2} & \multirow[t]{2}{*}{\begin{tabular}{l}
\(64 \mathrm{FCH}_{\mathrm{H}}\) \\
64FEн
\end{tabular}} & z & \\
\hline & & & v & \\
\hline
\end{tabular}

\section*{APPENDIX 9 A-CPU Memory Map - User Areas}

\section*{User Installed Memory Map A1, A1E, A1N CPU RAM/ROM OPERATION}


The installed memory head address remains at \(10,000 \mathrm{H}\) for both ROM and RAM operation.

The head address of the sequence program area is fixed at \(11,000 \mathrm{H}\).

The head address of the Microcomputer Program and Unused areas are variable, but may be calculated from the memory parameter settings.

Installed Memory Map A2, A2E, A2N CPU
RAM OPERATION
Sarameter

\section*{Installed Memory Map A2, A2E, A2N CPU}

ROM OPERATION
Sarameter

\section*{Installed Memory Map A3, A3E, A3N, A3H}

RAM OPERATION

Unless specified all memory area head address are variable. They may however be calculated from the parameter settings.

The head addresses XXXXXH and YYYYYH are dependent upon the installed memory cassette. (see Head Address Table)

Installed Memory Map A3, A3E, A3N, A3H ROM OPERATION

Access by A2N, A3N, A3H, A3M CPUs only.


ROM memory area. (64K Bytes)

Unless specified all memory area head addresses are variable. They may however be calculated from the parameter settings.

The head addresses XXXXXH and YYYYYH are dependent upon the installed memory cassette. (see Head Address Table)

\section*{Head Address Table}


\footnotetext{
*1 The remaining 32K bytes of memory, ( 38000 H to 40000 H ) may be used as extra file registers, blocks 10 and 11.
}

\section*{How to Calculate Extension File Register-R Addresses}

The method used to calculate the actual address of extension file registers-R, differs depending on the block numbers to be accessed. i.e. block number 0, block numbers 1 to 9 , or block numbers 10 to 28 .

The block numbers which can or cannot be used are determined according to the CPU type, memory cassette, parameter setting contents, and/or RAM/ROM operation mode. For this information, refer to the SW1 GHPUTLP-FN1 manual.

The method used to calculate the head address of each extension file register, is indicated below:

The structure of file R of a block:
\begin{tabular}{l|l|} 
Head address & \\
\cline { 2 - 3 } & R0 \\
\cline { 2 - 3 } & \\
Head address +2 & R1 \\
\cline { 2 - 3 } &
\end{tabular}
(1) Block number 0

Head address of block number 0
\(=2000 \mathrm{H}\)
+ (memory cassette RAM capacity) *1
- (comment capacity)
- (file R capacity)
(2) Block numbers 1 to 9

Head address of block number " \(n\) "
\[
=2000 \mathrm{H}
\]
+ (memory cassette RAM capacity) *1
- (comment capacity)
- (file R capacity)
- (status latch capacity)
- ( 16 K bytes \(\times \mathrm{n}\) )
(3) Block numbers 10 to 28

The addresses are fixed according to the memory cassette capacity.
The address for each block number ( 10 to 28 ) one given overpage.
*1 for memory cassette types, A3NMCA24, 40 and 56, the RAM capacity is regarded as 144 K bytes, in the above calculation.

Addresses for block numbers 10 to \(\mathbf{2 8}\)
\begin{tabular}{|c|c|c|}
\hline \multirow{2}{*}{ Block No. } & \multicolumn{2}{|c|}{\(\begin{array}{c}\text { Memory Cassette Type } \\
\hline\end{array}\)} \\
\hline & \(\begin{array}{c}\text { A3MCA-24 } \\
\text { A3MCA-40 } \\
\text { A3MCA-56 }\end{array}\) & A3MCA-16
\end{tabular}\(]\)\begin{tabular}{l} 
0xa0000
\end{tabular},

Installed Memory Map - A0J2 CPU RAM/ROM OPERATION


\section*{Parameter Settings Memory Area - A1, A2, A3}


\footnotetext{
*1 Not including T/C setting area ( 1 K )
*2 Not including T/C setting, signal flow escape, P.I. setting areas.
}

\section*{Parameter Settings Memory Area - A0J2}

*1 \(0=\) No Latch
\(1=\) Half Latch
\(2=\) All Latch
*2 \(\quad \mathrm{FF}=\mathrm{Yes}\)
\(00=\) No

\section*{Working Area Memory Map}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & Contents & A0J2 & A1 & A2 & A3 & A3H \\
\hline 1 & ACPU RUN/STOP Status & 0X7FFF & 0Xa00 & 0xa000 & 0xa000 & 0x7000 \\
\hline 2 & Memory Cassette Information Area & \[
>
\] & & Oxad40 & 0xad40 & 0x70d40 \\
\hline \multirow{2}{*}{3} & \multirow[t]{2}{*}{\begin{tabular}{l}
Memory Protect Byte (1) \\
Information Area Byte (2)
\end{tabular}} & 0xd600 & 0xad40 & Oxad40 & 0xad40 & 0x70d40 \\
\hline & & & 0xd800 & 0xd800 & 0xd800 & 0×72000 \\
\hline 4 & Sequence Program ROM/RAM Information Area & 0x7ffe & 0x9d20 & 0xad40 & 0xad40 & 0x70d40 \\
\hline
\end{tabular}

\section*{Table Explanation}
(1) A-CPU RUN/STOP Status
\begin{tabular}{|c|c|}
\hline Status & Value \\
\hline RUN & 0xff \\
\hline STOP & \(0 \times 00\) \\
\hline
\end{tabular}
(2) Memory Cassette Information Area

(3) Memory Protect Information Area
\begin{tabular}{ll} 
Area Contents \begin{tabular}{l}
\(0:\) Protected \\
\(1:\) Unprotected
\end{tabular} \\
& \\
(WRP \(=\) Write Protected Range)
\end{tabular}

\section*{Bit Map A1CPU}


Bit Map A2, A3, A3H CPU

Byte (1)


Byte (2)

(4) Sequence Program ROM/RAM Information Area

Bit Map A1 CPU


Bit Map A2, A3, A3H CPU


Bit Map AOJ2 CPU


\section*{Write Conditions}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{\multirow{2}{*}{Items}} & \multirow{2}{*}{Processing Contents} & \multirow[t]{2}{*}{No. of Points Processed in a Single Communication Processing} & \multicolumn{2}{|l|}{PC CPU Status} \\
\hline & & & & & STOP & RUN \\
\hline \multirow[t]{4}{*}{Sequence program} & \multirow[t]{2}{*}{Read} & Main & Reads a main sequence program. & \multirow{4}{*}{64 steps} & \multirow[b]{2}{*}{\(\bigcirc\)} & \multirow[b]{2}{*}{\(\bigcirc\)} \\
\hline & & Sub & Reads a sub sequence program. & & & \\
\hline & \multirow[t]{2}{*}{Write} & Main & Writes a main sequence program. & & \multirow[b]{2}{*}{\(\bigcirc\)} & \multirow[b]{2}{*}{**} \\
\hline & & Sub & Writes a sub sequence program. & & & \\
\hline \multirow[t]{3}{*}{Parameters} & \multicolumn{2}{|l|}{Read} & Reads the contents of the parameters set for the PC CPU. & \multirow[b]{2}{*}{128 bytes} & \(\bigcirc\) & \(\bigcirc\) \\
\hline & \multicolumn{2}{|l|}{Write} & Writes the contents of the parameters set for the PC CPU. & & \(\bigcirc\) & \(\times\) \\
\hline & \multicolumn{2}{|l|}{Analysis request} & To have the PC CPU recognize and check the changed parameter contents. & & \(\bigcirc\) & \(\times\) \\
\hline \multirow[t]{2}{*}{Comment} & \multicolumn{2}{|l|}{Batch read} & Reads comments. & \multirow[b]{2}{*}{128 bytes} & \(\bigcirc\) & \(\bigcirc\) \\
\hline & \multicolumn{2}{|l|}{Batch write} & Writes comments. & & \(\bigcirc\) & \(\bigcirc\) \\
\hline \multirow[t]{4}{*}{Microcomputer program} & \multirow[t]{2}{*}{Read} & Main & Reads a main microcomputer program. & \multirow{4}{*}{128 bytes} & \multirow[b]{2}{*}{\(\bigcirc\)} & \multirow[t]{2}{*}{\(\bigcirc\)} \\
\hline & & Sub & Reads a sub microcomputer program. & & & \\
\hline & \multirow[t]{2}{*}{Write} & Main & Writes a main microcomputer program. & & \multirow[t]{2}{*}{\(\bigcirc\)} & \multirow[b]{2}{*}{X*} \\
\hline & & Sub & Writes a sub microcomputer program. & & & \\
\hline \multirow[t]{2}{*}{Sampling trace} & \multicolumn{2}{|l|}{Read} & Reads the sampling trace data. & \multirow[b]{2}{*}{128 bytes} & \(\bigcirc\) & \(\times\) \\
\hline & \multicolumn{2}{|l|}{Write} & Writes the sampling trace data. & & \(\bigcirc\) & \(\times\) \\
\hline \multirow[t]{2}{*}{Status latch} & \multicolumn{2}{|l|}{Read} & Reads the latches status. & \multirow[b]{2}{*}{128 bytes} & \(\bigcirc\) & \(\times\) \\
\hline & \multicolumn{2}{|l|}{Write} & Writes the latches status. & & \(\bigcirc\) & \(\times\) \\
\hline
\end{tabular}

Symbols in the PC CPU status column:

O ........ Executable

X ........ Not executable
* ......... It is possible to write a program while the CPU is running another program (for example, writing a subprogram when a main program is being run). To do this with the A3CPU, special relay M9050 (signal flow change contact) must be OFF and special relay M9051 (CHG instruction execution inhibited) must be ON.

To do this with the A3N or the A3HCPU, special relay M9051 must be ON; special relay M9050 is not used.

\section*{APPENDIX 10 Timer/Counter Set Value Step Addresses}

The processing code \(0 \times 01\) allows the timer and counter set values to be read. To read the set values, define the head steps as indicated below:
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Timer Set Value } & \multicolumn{2}{c|}{ Counter Set Value } \\
\hline Set value & Head step & Set value & Head step \\
\hline T0 & 0xFE00 & C0 & 0xFF00 \\
\hline T1 & \(0 \times F E 01\) & C1 & \(0 \times F F 01\) \\
\hline & & \(\widetilde{\sim}\) & \(\widetilde{\tau}\) \\
\hline T255 & & & \\
\hline
\end{tabular}

\section*{Example}

To read the set values T0 to T63
Head address \(=\mathrm{FEOO}_{\mathrm{H}}\)

Calculation of specified step
Timer : \(\mathrm{Tm}=\mathrm{FEOO}_{H}+\mathrm{n}\)
Counter: \(\mathrm{Cm}=\mathrm{FFOO}_{\mathrm{H}}+\mathrm{n}\)
where, \(m=\) device number
\(\mathrm{n}=\) hexadecimal value of device number

Meaning of T/C set values
T/C set values are stored as hexadecimal values as shown in the table below.
\begin{tabular}{|c|c|c|}
\hline Ladder Example in Program & Setting in Program & Setting in T/C Set Value Area \\
\hline & K0 & \(0000_{H}\) \\
\hline K (matal & K1 & 0001H \\
\hline - \(T\) T \({ }^{\text {a }}\) & to & to \\
\hline & K9 & \(0009{ }_{H}\) \\
\hline K C, & K10 & \(000 A_{H}\) \\
\hline & to & to \\
\hline & K32767 & 7FFF \({ }_{\text {H }}\) \\
\hline (\%)] & D0 & \(8000_{\text {H }}\) \\
\hline Cod & D1 & \(8002{ }_{\text {H }}\) \\
\hline & D2 & 8004 \\
\hline D & to & to \\
\hline d & D1023 & 87FE \({ }_{\text {H }}\) \\
\hline
\end{tabular}

Calculation of Control Protocol value
\(K m=0000_{H}+n\)
\(D m=8000_{H}+2 n\)
where, \(m=\) device number
\(\mathrm{n}=\) hexadecimal value of device number

\section*{APPENDICES}

APPENDIX 11 System Data Table


\section*{NOTE}

For CPU codes 0xA1, 0xA2, 0xA3, and 0xAB, system data addresses 31 to 38 do not exist.
*1 Contains head address of paramater default value table.
*2 Contains head address of CPU Type Name in ASCII Coding. (Six Byte Table. Five Bytes Code, One Byte Null)

\section*{APPENDIX 12 Special Function Module Buffer Memory Access}

The following tables give the memory addresses and their corresponding TO/FROM Instruction Addresses of the various special function modules.
Refer to the unit manuals for details of the buffer memory contents.
(1) Type A68AD analog-digital converter module
\begin{tabular}{|c|c|c|c|}
\hline \multirow[b]{2}{*}{Buffer Memory Contents} & \multicolumn{2}{|l|}{Address (Hexadecimal)} & \multirow[t]{2}{*}{Address for FROM TO Instruction} \\
\hline & Lower 8 bits & Higher 8 bits & \\
\hline Number of channels & \(8 \mathrm{BH}_{4}\) & 81 \({ }_{\text {H }}\) & 0 \\
\hline Averaging processing specification & 82 H & 83н & 1 \\
\hline CH1 averaging time, count & 84 & \(85{ }_{\text {H }}\) & 2 \\
\hline CH 2 averaging time, count & 86 & 87 \({ }_{\text {H }}\) & 3 \\
\hline CH3 averaging time, count & 88 \({ }_{\text {H }}\) & 89 \({ }_{\text {H }}\) & 4 \\
\hline CH4 averaging time, count & 8А \({ }_{\text {H }}\) & \(8 \mathrm{BH}_{4}\) & 5 \\
\hline CH5 averaging time, count & \(8 \mathrm{C}_{\text {H }}\) & 8D \({ }_{\text {H }}\) & 6 \\
\hline CH6 averaging time, count & 8E & \(8 \mathrm{~F}_{\mathrm{H}}\) & 7 \\
\hline CH 7 averaging time, count & \(90{ }_{\text {H }}\) & 91\% & 8 \\
\hline CH8 averaging time, count & 92 H & 93- & 9 \\
\hline CH 1 digital output value & 94 & 95 & 10 \\
\hline CH2 digital output value & 96 & 97 \({ }_{\text {H }}\) & 11 \\
\hline CH 3 digital output value & \(98{ }_{\text {H }}\) & 99 \({ }_{\text {H }}\) & 12 \\
\hline CH4 digital output value & 9 н \(^{\text {¢ }}\) & \(9 \mathrm{BH}_{\mathrm{H}}\) & 13 \\
\hline CH5 digital output value & \(9 \mathrm{C}_{\text {H }}\) & \(9 \mathrm{D}_{\mathrm{H}}\) & 14 \\
\hline CH6 digital output value & \(9 \mathrm{E}_{\text {H }}\) & \(9 \mathrm{~F}_{\text {н }}\) & 15 \\
\hline CH 7 digital output value & \(\mathrm{AO}_{\mathrm{H}}\) & A1H & 16 \\
\hline CH8 digital output value & \(\mathrm{A}^{2} \mathrm{H}\) & \(\mathrm{A}^{\text {H }}\) & 17 \\
\hline Write data error code & C 4 H & \(\mathrm{C5}_{\mathrm{H}}\) & 34 \\
\hline
\end{tabular}
(2) Type A62DA digital-analog converter module
\begin{tabular}{|c|c|c|c|}
\hline \multirow[b]{2}{*}{Buffer Memory Contents} & \multicolumn{2}{|l|}{Address (Hexadecimal)} & \multirow[b]{2}{*}{Address for FROM TO Instruction} \\
\hline & Lower 8 bits & Higher 8 bits & \\
\hline CH1 digital value & \(10_{\text {H }}\) & 11н & 0 \\
\hline CH 2 digital value & 12H & 13 н & 1 \\
\hline CH 1 voltage set value check code & 14 & 15 & 2 \\
\hline CH 2 voltage set value check code & 16 & \(17{ }_{H}\) & 3 \\
\hline CH 1 current set value check code & \(18{ }_{\text {H }}\) & \(19_{\text {н }}\) & 4 \\
\hline CH 2 current set value check code & \(1 \mathrm{~A}_{\text {H }}\) & 1 BH & 5 \\
\hline
\end{tabular}
(3) Type A84AD analog-digital converter module
\begin{tabular}{|c|c|c|c|}
\hline \multirow[b]{2}{*}{Buffer Memory Contents} & \multicolumn{2}{|l|}{Address (Hexadecimal)} & \multirow[t]{2}{*}{Address for FROM TO instruction} \\
\hline & Lower 8 bits & Higher 8 bits & \\
\hline Unused area & \(10_{H}\) & 11н & 0 \\
\hline Averaging processing specification & 12 H & 13 & 1 \\
\hline CH1 averaging time, count & 14 & 15 & 2 \\
\hline CH2 averaging time, count & 16 & \(17_{\text {H }}\) & 3 \\
\hline CH 3 averaging time, count & 18H & \(19_{\text {н }}\) & 4 \\
\hline CH4 averaging time, count & \(1 \mathrm{~A}_{4}\) & 1 BH & 5 \\
\hline Unused area (reserved) & & - & - \\
\hline CH 1 digital I/O value & 24 & 25 & 10 \\
\hline CH 2 digital l/O value & 26 & \(27_{H}\) & 11 \\
\hline CH3 digital I/O value & \(28{ }_{\text {H }}\) & \(29^{\text {н }}\) & 12 \\
\hline CH 4 digital \(1 / \mathrm{O}\) value & \(2 \mathrm{AH}^{\text {H}}\) & 2BH & 13 \\
\hline CH1 internal set mode flag & \(2 \mathrm{C}_{4}\) & \(2 \mathrm{D}_{\mathrm{H}}\) & 14 \\
\hline CH 2 internal set mode flag & \(2 \mathrm{E}_{\mathrm{H}}\) & \(2 \mathrm{~F}_{\mathrm{H}}\) & 15 \\
\hline CH3 internal set mode flag & \(3 \mathrm{O}_{\mathrm{H}}\) & 31 \({ }^{\text {H}}\) & 16 \\
\hline CH 4 internal set mode flag & 32 \({ }^{\text {H}}\) & 33 & 17 \\
\hline CH 1 temperature detector value & 34 & \(35^{\text {H }}\) & 18 \\
\hline CH 2 temperature detector value & 36 & 37 \({ }_{\text {H }}\) & 19 \\
\hline CH3 temperature detector value & 38 & 39 \({ }_{\text {H }}\) & 20 \\
\hline CH4 temperature detector value & 3 Нн \(^{\text {¢ }}\) & 3B & 21 \\
\hline CH 1 set value check code & \(3 \mathrm{C}_{\mathrm{H}}\) & 3D & 22 \\
\hline CH 2 set value check code & \(3 \mathrm{E}_{\mathrm{H}}\) & \(3 \mathrm{~F}_{\mathrm{H}}\) & 23 \\
\hline CH 3 set value check code & \(40_{+}\) & \(41_{\text {H }}\) & 24 \\
\hline CH4 set value check code & 42H & 43 & 25 \\
\hline Write data error code & 44 & \(45^{\text {H }}\) & 26 \\
\hline Analog output permitted signal enable/disable flag & 46н & 47\% & 27 \\
\hline CH1 loaded module code & 48H & \(49_{H}\) & 28 \\
\hline CH 2 loaded module code & \(4 \mathrm{~A}_{\mathrm{H}}\) & \(4 \mathrm{BH}_{\text {H }}\) & 29 \\
\hline CH3 loaded module code & \(4 \mathrm{CH}_{\mathrm{H}}\) & \(4 \mathrm{D}_{\mathrm{H}}\) & 30 \\
\hline CH4 loaded module code & \(4 \mathrm{E}_{\mathrm{H}}\) & \(4 \mathrm{~F}_{\mathrm{H}}\) & 31 \\
\hline CH1 temperature set range (offset) & \(50_{H}\) & 51 \({ }_{\text {H }}\) & 32 \\
\hline CH1 temperature set range (gain) & 52H & 53 & 33 \\
\hline CH2 temperature set range (offset) & 54 \({ }^{\text {H }}\) & 55 & 34 \\
\hline CH 2 temperature set range (gain) & 56 & 57 \({ }_{\text {H }}\) & 35 \\
\hline CH3 temperature set range (offset) & 58\% & \(59_{H}\) & 36 \\
\hline CH 3 temperature set range (gain) & \(5 \mathrm{~A}_{\mathrm{H}}\) & \(5 \mathrm{~B}_{\mathrm{H}}\) & 37 \\
\hline CH4 temperature set range (offset) & \(5 \mathrm{C}_{\mathrm{H}}\) & \(5 \mathrm{D}_{\mathrm{H}}\) & 38 \\
\hline CH4 temperature set range (gain) & \(5 \mathrm{E}_{\mathrm{H}}\) & \(5 \mathrm{FH}_{\mathrm{H}}\) & 39 \\
\hline
\end{tabular}
(4) Type AD61(S1) high-speed counter module
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Buffer Memory Contents} & \multicolumn{2}{|l|}{Address (Hexadecimal)} & \multirow[t]{2}{*}{\[
\begin{array}{|r|}
\hline \text { Address for } \\
\hline \mathrm{CH1} \\
\hline
\end{array}
\]} & FROM/TO \\
\hline & Channel 1 & Channel 2 & & CH2 \\
\hline \multirow[b]{2}{*}{Unused area (reserved)} & 80 & COH & \multirow{2}{*}{0} & 32 \\
\hline & 81\% & C1H & & 32 \\
\hline Preset value write (lower bits) & 82 \({ }^{\text {H }}\) & C2H & \multirow{2}{*}{1} & 33 \\
\hline Preset value write (middle bits) & 83 H & С3 \({ }^{\text {H}}\) & & 3 \\
\hline Preset value write (higher bits) & 84 \({ }_{\text {H }}\) & C 4 H & \multirow[b]{2}{*}{2} & \multirow[b]{2}{*}{34} \\
\hline & \(85{ }_{4}\) & \(\mathrm{C}_{5}\) & & \\
\hline Mode register & 86 \({ }_{H}\) & \(\mathrm{C6}_{\mathrm{H}}\) & \multirow[t]{2}{*}{3} & 35 \\
\hline & 87\% & C7 \({ }_{\text {H }}\) & & 35 \\
\hline Present value read (lower bits) & 88 \({ }_{\text {H }}\) & C8\% & \multirow[t]{2}{*}{4} & 36 \\
\hline Present value read (middle bits) & 89 \({ }_{\text {н }}\) & \(\mathrm{CO}_{\mathrm{H}}\) & & 36 \\
\hline Present value read (higher bits) & \(8 \mathrm{~A}_{4}\) & \(\mathrm{CAH}^{\text {}}\) & \multirow[t]{2}{*}{5} & 37 \\
\hline & \(8 \mathrm{~B}_{\mathrm{H}}\) & CBH & & 37 \\
\hline Set value read, write (lower bits) & 8 CH & \(\mathrm{CC}_{\mathrm{H}}\) & \multirow[t]{2}{*}{6} & 38 \\
\hline Set value read, write (middle bits) & 8D \({ }_{H}\) & CD \({ }_{\text {H }}\) & & 38 \\
\hline Set value read, write (higher bits) & \(8 \mathrm{E}_{\mathrm{H}}\) & \(\mathrm{CE}_{\mathrm{H}}\) & \multirow[t]{2}{*}{7} & 39 \\
\hline & 8F & CFH & & 39 \\
\hline
\end{tabular}

\section*{APPENDICES}

MELSEC-
(5) Type AD71(S1) positioning module
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Buffer Memory Contents} & Address (Hexadecimal) & Address for & FROM, T0 & Instruction \\
\hline \(X\) axis positioning start data & & \[
\begin{gathered}
200_{\mathrm{H}} \\
\text { to } \\
391_{\mathrm{H}}
\end{gathered}
\] & & \[
\begin{gathered}
0 \\
\text { to } \\
200
\end{gathered}
\] & \\
\hline Error reset & & \[
\begin{aligned}
& 392_{H} \\
& 393_{H}
\end{aligned}
\] & & 201 & \\
\hline Y axis positioning start data & & \[
\begin{gathered}
458_{H} \\
\text { to } \\
5 E 9_{H}
\end{gathered}
\] & & \[
\begin{aligned}
& 300 \\
& \text { to } \\
& 500
\end{aligned}
\] & \\
\hline Positioning data & \(\underset{\sim}{\text { ¹0 }}\) & \[
\begin{aligned}
& 2040_{H} \\
& \text { to } \\
& 235 \mathrm{~F}_{\mathrm{H}}
\end{aligned}
\] & & \[
\begin{gathered}
3872 \\
\text { to } \\
4271 \\
\hline
\end{gathered}
\] & \\
\hline Positioning speed & \[
\begin{aligned}
& \text { 은 } \\
& \text {. }
\end{aligned}
\] & \[
\begin{aligned}
& 2360_{H} \\
& \text { to } \\
& 267 \mathrm{~F}_{\mathrm{H}}
\end{aligned}
\] & & \[
\begin{gathered}
4272 \\
\text { to } \\
4671
\end{gathered}
\] & \\
\hline Dwell time &  & \[
\begin{aligned}
& 2680_{H} \\
& \text { to } \\
& 299 F_{H}
\end{aligned}
\] & & \[
\begin{gathered}
4672 \\
\text { to } \\
5071
\end{gathered}
\] & \\
\hline Positioning address & \(\times\) & \[
\begin{aligned}
& 29 \mathrm{AO}_{H} \\
& \text { to } \\
& 2 \mathrm{FDF}_{H}
\end{aligned}
\] & & \[
\begin{gathered}
5072 \\
\text { to } \\
5871
\end{gathered}
\] & \\
\hline Positioning data & 9 & \[
\begin{aligned}
& 2 \mathrm{FEO}_{H} \\
& \text { to } \\
& 32 \mathrm{FF}_{\mathrm{H}}
\end{aligned}
\] & & \[
\begin{gathered}
5872 \\
\text { to } \\
6271
\end{gathered}
\] & \\
\hline Positioning speed & \[
\begin{aligned}
& \text { 증 } \\
& \text { O } \\
& \text { C }
\end{aligned}
\] & \[
\begin{aligned}
& 330 O_{\mathrm{H}} \\
& \text { to } \\
& 361 \mathrm{~F}_{\mathrm{H}}
\end{aligned}
\] & & \[
\begin{gathered}
6272 \\
\text { to } \\
6671
\end{gathered}
\] & \\
\hline Dwell time &  & \[
\begin{gathered}
362 O_{H} \\
\text { to } \\
393 \mathrm{~F}_{H}
\end{gathered}
\] & & \[
\begin{gathered}
6672 \\
\text { to } \\
7071 \\
\hline
\end{gathered}
\] & \\
\hline Positioning address & \[
\frac{\pi}{2}
\] & \[
\begin{aligned}
& 394 \mathrm{O}_{\mathrm{H}} \\
& \text { to } \\
& 3 F 7 \mathrm{~F}_{\mathrm{H}}
\end{aligned}
\] & & \[
\begin{gathered}
7072 \\
\text { to } \\
7871 \\
\hline
\end{gathered}
\] & \\
\hline X axis parameter & & \[
\begin{aligned}
& 3 \mathrm{~F} 8 \mathrm{O}_{\mathrm{H}} \\
& \text { to } \\
& 3 \mathrm{F9F}
\end{aligned}
\] & & \[
\begin{gathered}
7872 \\
\text { to } \\
7887 \\
\hline
\end{gathered}
\] & \\
\hline Y axis parameter & & \[
\begin{aligned}
& \text { 3FA8 } \\
& \text { to } \\
& 3 F C 7_{H}
\end{aligned}
\] & & \[
\begin{gathered}
7892 \\
\text { to } \\
7907
\end{gathered}
\] & \\
\hline \(X\) axis zero return data & & \[
\begin{aligned}
& 3^{3 F D O_{H}} \\
& \text { to } \\
& 3 \mathrm{FDD}_{\mathrm{H}}
\end{aligned}
\] & & \[
\begin{gathered}
7912 \\
\text { to } \\
7917 \\
\hline
\end{gathered}
\] & \\
\hline Y axis zero return data & & \[
\begin{aligned}
& \text { 3FE4H } \\
& \text { to } \\
& \text { 3FF1 }
\end{aligned}
\] & & \[
\begin{gathered}
7922 \\
\text { to } \\
7928 \\
\hline
\end{gathered}
\] & \\
\hline
\end{tabular}
(6) Type AD72 positioning module
\begin{tabular}{|c|c|c|}
\hline Buffer Memory Contents & Address (Hexadecimal) & Address for FROM/TO/ Instruction \\
\hline X axis positioning start data & \[
\begin{gathered}
200_{\mathrm{H}} \\
\text { to } \\
391_{\mathrm{H}}
\end{gathered}
\] & \[
\begin{gathered}
0 \\
\text { to } \\
200
\end{gathered}
\] \\
\hline Error reset & \[
\begin{aligned}
& 392_{H} \\
& 393_{H}
\end{aligned}
\] & 201 \\
\hline \(Y\) axis positioning start data & \[
\begin{gathered}
458_{\mathrm{H}} \\
\text { to } \\
5 \mathrm{E} 9_{\mathrm{H}} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
300 \\
\text { to } \\
500
\end{gathered}
\] \\
\hline Monitor area &  & \[
\begin{gathered}
600 \\
\text { to } \\
607 \\
\hline
\end{gathered}
\] \\
\hline \(X\) axis positioning data & \[
\begin{gathered}
2040_{\mathrm{H}} \\
\text { to } \\
2 \mathrm{FDF} \mathrm{H}_{\mathrm{H}}
\end{gathered}
\] & \[
\begin{gathered}
3872 \\
\text { to } \\
5871 \\
\hline
\end{gathered}
\] \\
\hline \(Y\) axis positioning data & \[
\begin{aligned}
& \text { 2FEOO } \\
& \text { to } \\
& \text { 3F7F }
\end{aligned}
\] & \[
\begin{gathered}
5872 \\
\text { to } \\
7871 \\
\hline
\end{gathered}
\] \\
\hline \(X\) axis parameters & \[
\begin{aligned}
& 3 \mathrm{~F} 80_{\mathrm{H}} \\
& \text { to } \\
& 3 \mathrm{F9F}
\end{aligned}
\] & \[
\begin{gathered}
7872 \\
\text { to } \\
7891
\end{gathered}
\] \\
\hline Y axis parameters & \[
\begin{aligned}
& 3 \mathrm{FA} 8_{\mathrm{H}} \\
& \text { to } \\
& 3 \mathrm{FC} 7_{\mathrm{H}}
\end{aligned}
\] & \[
\begin{gathered}
7892 \\
\text { to } \\
7911 \\
\hline
\end{gathered}
\] \\
\hline X axis zero return data & \[
\begin{aligned}
& 3 \mathrm{FDO}_{H} \\
& \text { to } \\
& 3 \mathrm{FDD}_{H}
\end{aligned}
\] & \[
\begin{gathered}
7912 \\
\text { to } \\
7917 \\
\hline
\end{gathered}
\] \\
\hline Y axis zero return data & \[
\begin{aligned}
& \text { 3FE4 } \\
& \text { to } \\
& \text { 3FE1H }
\end{aligned}
\] & \[
\begin{gathered}
7922 \\
\text { to } \\
7928
\end{gathered}
\] \\
\hline
\end{tabular}
(7) AJ71C24-S3
\begin{tabular}{|c|c|}
\hline Address Specified by Computer & Address when Connected to Computer \\
\hline \(1000_{\mathrm{H}}\) & 0 \\
to & to \\
\(11 \mathrm{FF}_{\mathrm{H}}\) & \(\mathrm{FF}_{\mathrm{H}}\) \\
\hline \(1200_{\mathrm{H}}\) & \(100_{\mathrm{H}}\) \\
to & to \(\quad\) Special-application \\
\(123 \mathrm{~F}_{\mathrm{H}}\) & \(11 \mathrm{~F}_{\mathrm{H}}\) \\
\hline \(1240_{\mathrm{H}}\) & \(120_{\mathrm{H}}\) \\
to & to \\
\(1 \mathrm{FFF}_{\mathrm{H}}\) & \(7 \mathrm{FF}_{\mathrm{H}}\) \\
\hline
\end{tabular}

\section*{APPENDIX 13 High Speed Memory Transfer Parameter Table}


\section*{POINT}

Device ranges to be transferred are specified by setting the head device number, and the number of bytes.
e.g. D40 to D59

D head number \(=0 \times 28\)
Number of bytes \(=0 \times 28\)

\section*{APPENDIX 14 Link Parameters and I/O Assignment Argument Table}

Before attempting to set the link parameters, we recommend that section four of the Type Data Link Users manual is thoroughly read and understood.

\section*{Link Parameters}



L/R station transmission range
(Data differs between \(L\) and R. Details are given on the next page.)

Fixed pattern

Sum check on arg3 +0 to +1031

\section*{L/R Station Transmission Range}

L station transmission range


R station transmission range


Range of W sent by R station to M station

Range of \(X\) sent by \(R\) station to M station(X)

Range of \(W\) received by \(R\) station from \(M\) station

Range of \(Y\) received by \(R\) station from \(M\) station(Y)
(Value between 0 and 7FH)

\section*{POINT}

Whether the corresponding data has been set or not is judged by the most significant bit at the relative head address.

Most significant bit \(=0\) : Set
Most significant bit \(=1\) : Not set


For all bytes not requiring set data a 1 must be written to the most significant bit of all Relative Head Address Locations.
One method is to simply write 0xFF to all unused bytes.

\section*{Argument Table Link Parameter Data Settings (All values in Hex)}
(1) Relative Head Address Specification

The relative head addresses of the various devices are specified as follows.
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ W Registers } & \multicolumn{2}{c|}{ X, Y, B Bit Devices } \\
\hline Device Number & \begin{tabular}{c} 
Relative Head \\
Address
\end{tabular} & Device Range & \begin{tabular}{c} 
Relative Head \\
Address
\end{tabular} \\
\hline 0 & 0 & 0 to F & 0 \\
\hline 1 & 2 & 10 to 1F & 4 \\
\hline 2 & 4 & 20 to 2F & 8 \\
\hline\(\vdots\) & \(\vdots\) & \(\vdots\) & \(\vdots\) \\
\hline \(3 F F\) & 7FE & 7F0 to 7FF & \(1 F C\) \\
\hline
\end{tabular}

Note: \(\begin{gathered}\text { Relative Head Address } \\ \text { W-Registers }\end{gathered}=\begin{gathered}\text { Head W-Register } \\ \text { Number }\end{gathered} \times 4\).
\(\begin{gathered}\text { Relative Head Address } \\ \text { X, Y, B }\end{gathered}=\begin{gathered}\text { Head Device } \\ \text { Number }\end{gathered} \div 4\).
e.g. \(\quad\) Head \(W\)-Register \(=W 30\)
\(\therefore\) Relative Head Address \(=30 \times 4=\mathrm{Co}\)
Head Device \(=\times 80\)
\(\therefore\) Relative Head Address \(=80 \div 4=20\)
(2) Number of Words Specification

The number of words setting, to specify device ranges, is performed as follows.
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ W Registers } & \multicolumn{2}{c|}{ X, Y, B Bit Devices } \\
\hline Device Number & Number of Words & Device Range & Number of Words \\
\hline W0 & 1 & 0 to F & 1 \\
\hline W0 to W1 & 2 & 0 to 1F & 2 \\
\hline W0 to W2 & 3 & 0 to 2F & 3 \\
\hline\(\vdots\) & \(\vdots\) & \(\vdots\) & \(\vdots\) \\
\hline W0 to W3FF & 400 & 0 to 7FF & 80 \\
\hline
\end{tabular}

Note: Number of Words (W Registers)
\(=\) Number of W-Registers
Number of Words
(X, Y, B Devices) \(=\) Number of Devices \(\div 10\)

\section*{APPENDICES}

MELSEC-
(3) Head I/O Number Specification

Head I/O Numbers are specified as follows.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{\(\mathrm{X}, \mathrm{Y}\) Bit Devices } \\
\hline Device Range & Head I/O Number \\
\hline 0 to F & 0 \\
\hline 10 to 1 F & 1 \\
\hline 20 to 2 F & 2 \\
\hline\(\vdots\) & \(\vdots\) \\
\hline 7 FO to 7 FF & 7 F \\
\hline
\end{tabular}

Note: Head \(1 / O\) Number \(=\) Device Head Number \(\div 10\)
e.g. \(\quad\) Device Head Number \(=X 60\)
\(\therefore\) Head \(1 / \mathrm{O}\) Number \(=60 \div 10=6\)

\section*{APPENDICES}

\section*{Slot Assignment Remote I/O}

Before attempting to set slot I/O assignment, we recommend that section 4.5 (Example slot I/O assignment) of the Type Data Link
User's Manual is thoroughly read and understood.
arg 3

0 : No setting \(0: 0\) points
1: Empty
1: 16 points
2: \(X\) module 2: 32 points
3: \(Y\) module
3: 48 points
4: Special module
4: 64 points
Sum check on
\[
\text { arg } 3+1035 \text { to }+1162
\]

\section*{POINT}
(1) When I/O Assignment is not to be specified, set all bytes ( +1035 to +1166 ) to zero.
i.e. no setting. (including sum check code)
(2) Mapped I/O - A7BDE to Local A-CPU or A7BDE to A7BDE are specified as empty slots with the corresponding number of mapped I/O points.

\section*{APPENDIX 15 Assembler Access Functions Library - Source Code}

\section*{Open Processing}


\section*{POINT}

Numbers indicate line position in the Small Model Function Source Code.

\section*{Close Processing}


\section*{POINT}

Numbers indicate line position in the Small Model Function Source Code.

\section*{Receive Processing}


\section*{POINT}

Numbers indicate line position in the Small Model Function Source Code.

\section*{Send Processing}


\section*{POINT}

Numbers indicate line position in the Small Model Function Source Code.

\section*{Sync Processing}


\section*{POINT}

Numbers indicate line position in the Small Model Function Source Code.

PAGE 80,132


;* PUBLIC DECLARE *
;* FOR LIBRARY *
\(; * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *\)
public _nllclose ;
public _nllopen
public nllreceive ;
public -nllsend ;
public _nllsync ;
; ************************************************************************
;* EQU DEFINITION
;* FOR LIBRARY
; \(* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *\)
25:
\begin{tabular}{|c|c|c|c|c|}
\hline 26: & INT_OP_CODE & equ & 0cdh & ; \\
\hline 27: & INT_A_STS_END & equ & 01h & ; \\
\hline 28: & INT_A_STS_EMP & equ & 00h & ; \\
\hline 29: & DOS_INT & equ & 21h & ; \\
\hline \(30:\) & DRV_OPEN & equ & 3dh & ; \\
\hline \(31:\) & DRV_OPN_RD_ONLY & equ & 00h & ; \\
\hline 32: & IOCTL & equ & 44h & ; \\
\hline 33: & IOCTL_READ & equ & 02h & ; \\
\hline 34: & IOCTL_READ_SIZE & equ & 01h & ; \\
\hline 35: & DRV_CLOSE & equ & 3eh & ; \\
\hline 36: & FUNC_OPEN & equ & 0001h & ; \\
\hline 37 : & FUNC_CLOSE & equ & 0002h & ; \\
\hline 38: & FUNC_RECEIVE & equ & 0003h & ; \\
\hline 39 : & FUNC_SEND & equ & 0004h & ; \\
\hline 40: & FUNC_SYNC & equ & 0005h & ; \\
\hline 41: & ERR_PATH & equ & 0044h & ; \\
\hline 42: & ERR_CHANEL_NO & equ & 0041h & ; \\
\hline 43: & ERR_NOT_FOUND & equ & 0001 h & ; \\
\hline 44: & & & & \\
\hline 45: & OPEN_ARG_WORD & equ & 2 & \\
\hline 46: & OPEN_CHAN_ADR & equ & 4 & \\
\hline 47: & OPEN_PATH_ADR & equ & 6 & \\
\hline 48: & SYNC_ARG_WORD & equ & 3 & \\
\hline 49: & SEND_ARG_WORD & equ & 6 & \\
\hline \(50:\) & REC_ARG_WORD & equ & 6 & \\
\hline 51: & CLOSE_ARG_WORD & equ & 2 & \\
\hline \(52:\) & & & & \\
\hline 53: & ARG_PATH_ADR & equ & 4 & \\
\hline 54: & OPEN_SET_CHAN & equ & 0 & \\
\hline 55: & OPEN SET PATH 0 & u & 2 & \\
\hline
\end{tabular}



\begin{tabular}{|c|c|c|c|}
\hline 221: & \multirow[b]{3}{*}{nllclose05:} & mov & cx,CLOSE_ARG_WORD \\
\hline 222: & & call & prm_set \\
\hline 223: & & & \\
\hline 224: & & push & es \\
\hline 225: & & les & di,ss:dword ptr ARG_PATH_ADR[bp] \\
\hline 226: & & mov & al,es:byte ptr [di] \\
\hline 227: & & pop & es \\
\hline 228: & & xor & ah, ah \\
\hline 229: & & cmp & ax,CHANEL_MAX \\
\hline 230: & & ja & nllclose_err \\
\hline 231: & & mov & bx,offset nllclose_ret \\
\hline 232 : & & push & bx \\
\hline 233: & & add & ax, ax \\
\hline 234: & & mov & bx,offset common_adr_tbl \\
\hline 235 : & & add & bx, ax \\
\hline 236: & & jmp & cs:word ptr [bx] \\
\hline 237: & \multirow[t]{2}{*}{nllclose_err:} & & \\
\hline 238: & & mov & ax,ERR_PATH \\
\hline 239 : & nllclose_ret: & & \\
\hline 240: & & pop & cx \\
\hline 241: & & pop & bx \\
\hline 242: & & pop & si \\
\hline 243: & & pop & di \\
\hline 244: & & pop & es \\
\hline 245: & & pop & ds \\
\hline 246: & & pop & bp \\
\hline 247: & & ret & \\
\hline 248: & _nllclose & endp & \\
\hline 249: & & & \\
\hline 250: & & & \\
\hline 251 : & & & \\
\hline 252: & \multicolumn{3}{|l|}{;**********************************************************************} \\
\hline 253: & ;* & & * \\
\hline 254: & ;* & & * \\
\hline 255: & \multicolumn{3}{|l|}{} \\
\hline 256: & common_prc & proc & near \\
\hline 257: & \multicolumn{3}{|r|}{;****************} \\
\hline 258: & & ;* & A3N * \\
\hline 259: & \multicolumn{3}{|r|}{;****************} \\
\hline 260: & \multicolumn{3}{|l|}{common_a3n:} \\
\hline 261: & & mov & si,offset int_a_set_a3n \\
\hline 262: & \multirow[t]{3}{*}{mov} & \multicolumn{2}{|l|}{dx,offset drv_nm_a3n} \\
\hline 263: & & mov & di, offset int_a_no_a3n \\
\hline 264: & & jmp & common10 \\
\hline 265: & & & \\
\hline 266: & \multicolumn{3}{|r|}{;****************} \\
\hline 267: & \multicolumn{3}{|r|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& ; * * * S 422 ~ \\
& ; * * * * * * * * * * *
\end{aligned}
\]}} \\
\hline 268: & & & \\
\hline 269 : & \multicolumn{3}{|l|}{common_rs4:} \\
\hline 270: & & mov & si,offset int_a_set_rs4 \\
\hline 271 : & \multirow[t]{5}{*}{mov} & dx,of & et drv_nm_rs4 \\
\hline 272: & & mov & di, offset int_a_no_rs4 \\
\hline 273: & & jmp & common10 \\
\hline 274: & & & \\
\hline 275: & & ;**** & ********* \\
\hline
\end{tabular}

\section*{APPENDICES}
```

            ;* MNET *
            ;****************
    common_net:
mov si,offset int_a_set_net
mov dx,offset drv_nm_net
mov di,offset int_a_no_net
jmp common10
;*******************************************************************************
;* SI . INT-A SETTED FLAG ADDRESS OFFSET *
SI : INT-A SETTED FLAG ADDRESS OFFSET *
DX : DRIVER NAME ADDRESS OFFSET *
DI : INT-A NUMBER SAVE AREA ADDRESS OFFSET *
;*********************************************************************************
common10:
push cs
pop ds
mov al,cs:byte ptr [si] ;int-a set?
or al,al ;
jnz int_start
mov ah,DRV_OPEN
mov al,DRV_OPN_RD_ONLY
int DOS_INT
jc common_err
mov cs:word ptr [handle_no],ax
mov dx,di
mov bx,ax
mov ah,IOCTL
mov al,IOCTL_READ
mov cx,IOCTL_READ_SIZE
int DOS INT
jc common_err
mov cs:byte ptr [si],INT_A_STS_END
mov bx,cs:word ptr [handle_no]
mov ah,DRV_CLOSE
int DOS_INT
jc common_err
int_start:
mov al,cs:byte ptr [di]
mov cs:byte ptr [int_code],al
push cs
pop es
mov bp,offset prm_area
mov bx,bp
mov ax,cs:word ptr [func]

```
```

; YES

```
; YES
;DS = Driver name segment
;DS = Driver name segment
; DX = Driver name offset
; DX = Driver name offset
; \(\mathrm{AH}=\) Function code
; \(\mathrm{AH}=\) Function code
; AL = Access code
; AL = Access code
;Driver open
;Driver open
;
;
;
;
;DS = Receive buffer segm
;DS = Receive buffer segm
;DX = Receive buffer offs
;DX = Receive buffer offs
; \(\mathrm{BX}=\) Handle number
; \(\mathrm{BX}=\) Handle number
;AH = Function code
;AH = Function code
;AL = Receive specfy
;AL = Receive specfy
;CX \(=\) Receive data size
```

;CX $=$ Receive data size

```

313:
\(314:\)
315:
316:
\(317:\)
318 :
319:
320:
321:
322 :
323 :
324:
325:
326:
327:
328:
329 :
330 :

276:
277:
278:
279:
280 :
281:
282:
283:
284:
285:
286:
287:
288:
289 :
290:
291:
292:
293:
294:
295:
296:
297:
298:
299 :
300 :
301 :
302:
\(303:\)
304 :
305:
306:
307:
308 :
309 :
310:
311:
312:
313:
314:
315:
\(317:\)
\(318:\)
319 :
320:
321:
323:
\(324:\)
325:
326 :
328 :
329 :
330 :
\begin{tabular}{|c|c|c|}
\hline & \(d \mathrm{~b}\) & INT_OP_CODE \\
\hline \multirow[t]{2}{*}{int_code} & db & OOh \\
\hline & jmp & common_end \\
\hline \multicolumn{3}{|l|}{common_err:} \\
\hline & mov & ax,ERR_NOT_FOUND \\
\hline \multicolumn{3}{|l|}{common_end:} \\
\hline & \multicolumn{2}{|l|}{ret} \\
\hline common_prc & \multicolumn{2}{|l|}{endp} \\
\hline \multicolumn{3}{|l|}{} \\
\hline ; & \multicolumn{2}{|l|}{Subtract number trnsfer *} \\
\hline \multicolumn{3}{|l|}{;***********************************************************************} \\
\hline \multirow[t]{16}{*}{prm_set} & proc & near \\
\hline & push & di \\
\hline & push & \(b x\) \\
\hline & mov & bx,bp \\
\hline & mov & di, offset prm_area \\
\hline & mov & ax,cs:word ptr [func] \\
\hline & cmp & ax,FUNC_OPEN \\
\hline & jne & prm_set10 \\
\hline & mov & ax,ss: word ptr OPEN_CHAN_ADR[bx] \\
\hline & mov & cs:word ptr OPEN_SET_CHAN[di],ax \\
\hline & mov & ax,ss:word ptr OPEN_PATH_ADR[bx] \\
\hline & mov & cs: word ptr OPEN_SET_PATH_O[di],ax \\
\hline & push & ds \\
\hline & pop & ax \\
\hline & mov & cs: word ptr OPEN_SET_PATH_S[di],ax \\
\hline & jmp & prm_set_end \\
\hline \multicolumn{3}{|l|}{prm_set10:} \\
\hline & mov & ax,ss:word ptr ARG_PATH_ADR_O[bx] \\
\hline & mov & cs:word ptr SET_PATH_ADR_O[di],ax \\
\hline & mov & ax,ss: word ptr ARG_PATH_ADR_S[bx] \\
\hline & mov & cs: word ptr SET_PATH_ADR_S[di],ax \\
\hline & mov & ax,cs:word ptr [func] \\
\hline & cmp & ax,FUNC_CLOSE \\
\hline & je & prm_set_end \\
\hline & mov & ax,ss:word ptr ARG_MODE[bx] \\
\hline & mov & cs:word ptr SET_MODE[di],ax \\
\hline & mov & ax,cs:word ptr [func] \\
\hline & cmp & ax,FUNC_SYNC \\
\hline & je & prm_set_end \\
\hline & mov & ax,ss: word ptr ARG_ARG1_ADR_O[bx] \\
\hline & mov & cs: word ptr SET_ARG1_ADR_O[di],ax \\
\hline & push & ds \\
\hline & pop & ax \\
\hline & mov & cs: word ptr SET_ARG1_ADR_S[di],ax \\
\hline & mov & ax,ss:word ptr ARG_ARG2_ADR_O[bx] \\
\hline & mov & cS: word ptr SET_ARG2_ADR_O[di],ax \\
\hline & push & \\
\hline & pop & ax \\
\hline & mov & cs: word ptr SET_ARG2_ADR_S[di],ax \\
\hline & mov & ax,ss: word ptr ARG_ARG3_ADR_0[bx] \\
\hline
\end{tabular}

\section*{APPENDICES}

386:
387 :
388:
\(389:\)
390:
391:
392 :
393:
394:
395:
396:
397 :
398:
399 :
400:
401:
402:
403:
404:
405:
406:
407:
408:
409:
410:
411
412:
413:
414:


```

;RS422(MELSEC)
common_net ;MNET
common_rs4 ;RS422 (OTHER)
common_rs4
;RS232c(OTHER)
CHANEL_MAX
(\$-common_adr_tbl)/2-1
;************************************************************************
;*
;* bp+0 : BP
;* bp+2 : RETURN ADDRESS OFFSET
;* bp+4 : RETURN ADDRESS SEGMENT *
;* bp+6 : CHANNEL NUMBER
*
*
;* bp+8 : PATH ADDRESS OFFSET
*
;* bp+10 : PATH ADDRESS SEGMENT
;* *
;****************************************************************************
_nllopen proc far
push bp
mov bp,sp
push ds
push es
push di
push si
push bx
push cx
mov ax,FUNC_OPEN
mov cs:word ptr [func],ax
mov CX,OPEN_ARG_HORD
call prm_set
mov ax,ss:word ptr OPEN_CHAN_ADR[bp]
cmp ax,CHANEL_MAX
ja nllopen_err
mov bx,offset nllopen_ret
push bx
add ax,ax
mov bx,offset common_adr_tbl
add bx,ax
jmp cs:word ptr [bx]
nllopen_err:
mov ax,ERR_CHANEL_NO
nllopen_ret:
pop cx
pop bx
pop si
pop di
pop es
pop ds
pop bp
ret
nllopen endp
;****************************************************************************
;* bp+0 . BP
bp+0 : BP *
bp+2 : RETURN ADDRESS OFFSET
bp+4 : RETURN ADDRESS SEGMENT *

```






\section*{IMPORTANT}

The components on the printed circuit boards will be damaged by static electricity, so avoid handling them directly. If it is necessary to handle them take the following precautions.
(1) Ground human body and work bench.
(2) Do not touch the conductive areas of the printed circuit board and its electrical parts with any non-grounded tools etc.

\footnotetext{
Under no circumstances will Mitsubishi Electric be liable or responsible for any consequential damage that may arise as a result of the installation or use of this equipment.

All examples and diagrams shown in this manual are intended only as an aid to understanding the text, not to guarantee operation. Mitsubishi Electric will accept no responsibility for actual use of the product based on these illustrative examples.

Owing to the very great variety in possible applications of this equipment, you must satisfy yourself as to its suitability for your specific application.
}

- MITSUBISHI ELECTRIC CORPORATION```


[^0]:    *The SCPU uses the direct method, however, since the I/O modules are installed in either the MELSECNET of MELSECNET/MINI, the delay time of the I/O's are determined by each of data link processing times.

[^1]:    *1 This is necessary since writing the main sequence program in the ROM results in the addresses for storing a sub-sequence program to be changed.

