

MITSUBISHI

QnA SERIES

QnACPU

PROGRAMMING MANUAL (Fundamentals)



Mitsubishi Programmable Controller

SAFETY CAUTIONS

(You must read these cautions before using the product)

In connection with the use of this product, in addition to carefully reading both this manual and the related manuals indicated in this manual, it is also essential to pay due attention to safety and handle the product correctly.

The safety cautions given here apply to this product in isolation. For information on the safety of the PC system as a whole, refer to the CPU module User's Manual.

Store this manual carefully in a place where it is accessible for reference whenever necessary, and forward a copy of the manual to the end user.

[System Design Precautions]



DANGER

- Safety circuits should be installed external to the programmable controller to ensure that the system as a whole will continue to operate safely in the event of an external power supply malfunction or a programmable controller failure. Erroneous outputs and operation could result in an accident.
 - 1) The following circuitry should be installed outside the programmable controller:
 - Interlock circuitry for the emergency stop circuit protective circuit, and for reciprocal operations such as forward/reverse, etc., and interlock circuitry for upper/lower positioning limits, etc., to prevent machine damage.
 - 2) When the programmable controller detects an abnormal condition, processing is stopped and all outputs are switched OFF. This happens in the following cases:
 - When the power supply module's over-current or over-voltage protection device is activated.
 - When an error (watchdog timer error, etc.) is detected at the PC CPU by the self-diagnosis function.Some errors, such as input/output control errors, cannot be detected by the PC CPU, and there may be cases when all outputs are turned ON when such errors occur. In order to ensure that the machine operates safely in such cases, a failsafe circuit or mechanism should be provided outside the programmable controller. Refer to the CPU module user's manual for an example of such a failsafe circuit.
 - 3) Outputs may become stuck at ON or OFF due to an output module relay or transistor failure. An external circuit should therefore be provided to monitor output signals whose incorrect operation could cause serious accidents.
- A circuit should be installed which permits the external power supply to be switched ON only after the programmable controller power has been switched ON. Accidents caused by erroneous outputs and motion could result if the external power supply is switched ON first.
- When a data link communication error occurs, the status shown below will be established at the faulty station. In order to ensure that the system operates safely at such times, an interlock circuit should be provided in the sequence program (using the communication status information). Erroneous outputs and operation could result in an accident.
 - 1) The data link data which existed prior to the error will be held.
 - 2) All outputs will be switched OFF at MELSECNET (II, /B, /10) remote I/O stations.
 - 3) At the MELSECNET/MINI-S3 remote I/O stations, all outputs will be switched OFF or output statuses will be held, depending on the E.C. mode setting.For details on procedures for checking faulty stations, and for operation statuses when such errors occur, refer to the appropriate data link manual.

[System Design Precautions]



CAUTION

- Do not bundle control lines or communication wires together with main circuit or power lines, or lay them close to these lines.
As a guide, separate the lines by a distance of at least 100 mm, otherwise malfunctions may occur due to noise.

[Cautions on Mounting]



CAUTION

- Use the PC in an environment that conforms to the general specifications in the manual.
Using the PC in environments outside the ranges stated in the general specifications will cause electric shock, fire, malfunction, or damage to/deterioration of the product.
- Make sure that the module fixing projection on the base of the module is properly engaged in the module fixing hole in the base unit before mounting the module.
Failure to mount the module properly will result in malfunction or failure, or in the module falling.
- Extension cables should be securely connected to base unit and module connectors. Check for loose connection after installation.
A poor connection could result in contact problems and erroneous inputs/outputs.
- Plug the memory cassette firmly into the memory cassette mounting connector. Check for loose connection after installation.
A poor connection could result in erroneous operation.
- Plug the memory firmly into the memory socket. Check for loose connection after installation.
A poor connection could result in erroneous operation.

[Cautions on Wiring]



DANGER

- Switch off the external power supply before starting installation and wiring work.
Failure to do so could result in electrical shocks and equipment damage.
- After installation and wiring is completed, be sure to attach the terminal cover before switching the power ON and starting operation.
Failure to do so could result in electrical shocks.



CAUTION

- Be sure to ground the FG and LG terminals, carrying out at least class 3 grounding work with a ground exclusive to the PC.
Otherwise there will be a danger of electric shock and malfunctions.
- Carry out wiring to the PC correctly, checking the rated voltage and terminal arrangement of the product.
Using a power supply that does not conform to the rated voltage, or carrying out wiring incorrectly, will cause fire or failure.
- Outputs from multiple power supply modules should not be connected in parallel. Failure to do so could cause the power supply module to overheat, resulting in a fire or module failure.
- Tighten the terminal screws to the stipulated torque.
Loose screws will cause short circuits, fire, or malfunctions.
- Make sure that no foreign matter such as chips or wiring offcuts gets inside the module.
It will cause fire, failure or malfunction.
- Connectors for external connections should be crimped, pressure welded, or soldered in the correct manner using the correct tools.
For details regarding crimping and pressure welding tools, refer to the input/output module user's manual.
A poor connection could cause shorts, fire, and erroneous operation.

[Cautions on Startup and Maintenance]



DANGER

- Do not touch terminals while the power is ON.
This will cause malfunctions.
- Make sure that the battery is connected properly. Do not attempt to charge or disassemble the battery, do not heat the battery or place it in a flame, and do not short or solder the battery.
Incorrect handling of the battery can cause battery heat generation and ruptures which could result in fire or injury.
- Switch the power off before cleaning or re-tightening terminal screws.
Carrying out this work while the power is ON will cause failure or malfunction of the module.



CAUTION

- In order to ensure safe operation, read the manual carefully to acquaint yourself with procedures for program changes, forced outputs, RUN, STOP, and PAUSE operations, etc., while operation is in progress.
Incorrect operation could result in machine failure and injury.
- Do not disassemble or modify any module.
This will cause failure, malfunction, injuries, or fire.
- Switch the power OFF before mounting or removing the module.
Mounting or removing it with the power ON can cause failure or malfunction of the module.
- When replacing fuses, be sure to use the prescribed fuse. A fuse of the wrong capacity could cause a fire.

[Cautions on Disposal]



CAUTION

- Dispose of this product as industrial waste.

REVISIONS

*The manual number is given on the bottom left of the back cover.

Print Date	*Manual Number	Revision
Jun., 1996	IB (NA) 66614-A	First edition
Dec., 1997	IB (NA) 66614-B	<p>Standardization of terms for the QnA series Internal Memory → Internal RAM IC Memory card → Memory card Q2AS(H)CPU(-S1) and Q4ARCPU added.</p> <p>Correction</p> <p>About Manuals Sections 1.1, 1.2, 1.3, 2.2.1, 2.2.2, 2.2.3, 2.3.2, 2.3.3, 2.4, 3.1.1, 3.1.3, 3.2, 3.2.3, 3.2.4, 3.3.2, 4.1, 4.1.1, 4.2, 4.2.7, 4.2.13, 4.3.3, 4.4, 4.5, 4.7, 4.10, 4.13.1, 5</p> <p>Addition</p> <p>Sections 2.6.1, 4.2.1, 4.2.10, 4.3.1 Page 3-20, 3-21</p>
Sep., 1998	IB (NA) 66614-C	<p>Correction</p> <p>Contents, Section 2.2.1, 2.2.2, 2.3, 2.3.3, 2.5, 3.1.2, 3.1.3, 4.1.1, 4.2.6, 4.6, 4.7, 4.13.1</p>

This manual confers no industrial property rights or any rights of any other kind, nor does it confer any patent licenses. Mitsubishi Electric Corporation cannot be held responsible for any problems involving industrial property rights which may occur as a result of using the contents noted in this manual.

INTRODUCTION

Thank you for choosing the Mitsubishi MELSEC-QnA Series of General Purpose Programmable Controllers. Please read this manual carefully so that the equipment is used to its optimum. A copy of this manual should be forwarded to the end User.

CONTENTS

1. GENERAL DESCRIPTION	1-1 ~ 1-9
1.1 Programs.....	1-1
1.2 Convenient Programming Devices and Instructions	1-4
1.3 Related Programming Manuals.....	1-9
2. QnACPU FILES	2-1 ~ 2-16
2.1 QnACPU Internal RAM & Memory Cards	2-3
2.2 Internal RAM	2-4
2.2.1 Memory map.....	2-4
2.2.2 Formatting precautions	2-4
2.2.3 Memory capacity after formatting	2-5
2.3 Memory Card.....	2-6
2.3.1 Memory map.....	2-6
2.3.2 Memory capacity after formatting	2-7
2.3.3 Executing memory card programs (boot run)	2-8
2.4 File Types & Storage Destinations of Files Managed by QnACPU.....	2-9
2.5 Program File Configuration	2-11
2.6 File Operation and File Handling Precautions.....	2-12
2.6.1 File operation	2-12
2.6.2 File handling precautions	2-14
3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS	3-1 ~ 3-44
3.1 Sequence Program	3-1
3.1.1 Main routine program	3-4
3.1.2 Sub-routine programs	3-5
3.1.3 Interrupt programs	3-8
3.2 Program Execution Conditions & Operation Processing.....	3-13
3.2.1 Initial execution programs.....	3-15
3.2.2 Scan execution programs	3-17
3.2.3 Low-speed execution programs	3-19
3.2.4 Standby programs.....	3-25
3.3 Input/Output Processing & Response Lag	3-32
3.3.1 Refresh mode	3-32
3.3.2 Direct mode.....	3-34
3.4 Numeric Values which Can Be Used in Sequence Programs.....	3-36
3.4.1 BIN (<u>B</u> inary Code)	3-38
3.4.2 HEX (Hexadecimal)	3-40
3.4.3 BCD (<u>B</u> inary <u>C</u> oded <u>D</u> ecimal).....	3-41
3.4.4 Real numbers	3-42
3.5 Character String Data	3-44

4. DEVICES	4-1 ~ 4-66
4.1 Device List	4-1
4.1.1 Device list	4-1
4.1.2 Setting units in the internal user device	4-2
4.2 Internal User Devices	4-4
4.2.1 Inputs (X)	4-4
4.2.2 Outputs (Y)	4-7
4.2.3 Internal relays (M)	4-10
4.2.4 Latch relays (L)	4-11
4.2.5 Annunciators (F)	4-12
4.2.6 Edge relay (V)	4-16
4.2.7 Link relays (B)	4-18
4.2.8 Special link relays (SB)	4-20
4.2.9 Step relays (S)	4-20
4.2.10 Timers (T)	4-21
4.2.11 Counters (C)	4-26
4.2.12 Data registers (D)	4-30
4.2.13 Link registers (W)	4-31
4.2.14 Special link registers (SW)	4-33
4.3 Internal System Devices	4-34
4.3.1 Function devices (FX, FY, FD)	4-34
4.3.2 Special relays (SM)	4-35
4.3.3 Special registers (SD)	4-36
4.4 Link Direct Devices (JLD)	4-36
4.5 Special Function Module Devices (UFG)	4-40
4.6 Index Registers (Z)	4-41
4.7 File Registers (R)	4-43
4.8 Nesting (N)	4-50
4.9 Pointers	4-51
4.9.1 Local pointers	4-51
4.9.2 Common pointers	4-52
4.10 Interrupt pointers (I)	4-54
4.11 Other Devices	4-56
4.11.1 SFC block device (BL)	4-56
4.11.2 SFC transition device (TR)	4-56
4.11.3 Network No. designation device (J)	4-56
4.11.4 I/O No. designation device (U)	4-57
4.11.5 Macro instruction argument device (VD)	4-58
4.12 Constants	4-59
4.12.1 Decimal constants (K)	4-59
4.12.2 Hexadecimal constants (H)	4-59
4.12.3 Real numbers (E)	4-60
4.12.4 Character string (")	4-60
4.13 Convenient Uses for Devices	4-61
4.13.1 Global devices & local devices	4-61
4.13.2 Device initial values	4-64

5. PARAMETER LIST.....5-1 ~ 5-6

6. PROCEDURE FOR WRITING PROGRAMS TO QnACPU6-1 ~ 6-9

6.1 Writing Procedure For 1 Program6-1

6.1.1 Items to consider when creating one program6-1

6.1.2 Procedure for writing programs to the QnACPU.....6-2

6.2 Procedure For Multiple Programs6-5

6.2.1 Items to consider when creating multiple programs6-5

6.2.2 Procedure for writing programs to the QnACPU.....6-7

About Manuals

The manuals related to the QnACPU are listed in the table below.
Please order those you require.

Related Manuals

Manual Name	Manual Number
QnACPU Guidebook Aimed at people using QnACPU for the first time. Describes procedures for everything from creating programs and writing created programs to the CPU, to debugging. Also describes how to use the QnACPU most effectively.	IB-66606 (13FJ10)
Q2A(S1)/Q3A/Q4ACPU User's Manual Describes the performance, functions, and handling of the Q2ACPU(S1), Q3ACPU, and Q4ACPU, and the specifications and handling of memory cards and base units. (Purchased separately)	IB-66608 (13J821)
Q4ARCPU User's Manual Describes the performance, functions, handling, etc., of the Q4ARCPU, and also the specifications and handling of bus switching modules, system control modules, power supply module, memory card, and base units. (Purchased separately)	IB-66685 (13J852)
Q2AS(H)CPU(S1) User's Manual Describes the performance, functions, handling, etc., of the Q2ASCPU, Q2ASCPU-S1, Q2ASH-CPU, and Q2ASHCPU-S1, and the specifications and handling of power supply modules, memory cards and base units. (Purchased separately)	SH-3599 (BJ858)
QnACPU Programming Manual (Common Instructions) Describes how to use sequence instructions, basic instructions, and application instructions. (Purchased separately)	IB-66615 (13JF47)
QnACPU Programming Manual (Special Function module) Describes the dedicated instructions for special function modules available when using the Q2ACPU(S1), Q3ACPU, and Q4ACPU. (Purchased separately)	IB-66616 (13JF48)
QnACPU Programming Manual (AD57 Instructions) Describes the dedicated instructions for controlling an AD57(S1) type CRT controller module available when using the Q2ACPU(S1), Q3ACPU, or Q4ACPU. (Purchased separately)	IB-66617 (13JF49)
QnACPU Programming Manual (PID Control Instructions) Describes the dedicated instructions for PID control available when using the Q2ACPU(S1), Q3ACPU, or Q4ACPU. (Purchased separately)	IB-66618 (13JF50)
QnACPU Programming Manual (SFC) Describes the performance specifications, functions, programming, debugging, and error codes, for SFC program. (Purchased separately)	IB-66619 (13JF51)
For QnA/Q4AR MELSECNET/10 Network System Reference Manual Describes the general concept, specifications, and part names and settings, for MELSECNET/10. (Purchased separately)	IB-66690 (13JF78)
MELSECNET, MELSECNET/B Data Link System Reference Manual Describes the general concept, specifications, and part names and settings, for MELSECNET (II), MELSECNET/B. (Purchased separately)	IB-66350 (13JF70)
Type SW2IVD-GPPQ GPP Function Operating Manual (Offline) Describes the how to create programs and print out data when using SW2IVD-GPPQ, and the of-line functions of SW2IVD-GPPQ such as file maintenance. (Supplied with the product)	IB-66774 (13J921)
Type SW2IVD-GPPQ GPP Function Operating Manual (Online) Describes the online functions of SW2IVD-GPPQ, including the methods for monitoring and debugging. (Supplied with the product)	IB-66775 (13J922)
Type SW2IVD-GPPQ GPP Function Operating Manual (SFC) Describes SFC functions such as SFC program editing and monitoring. (Supplied with the product)	IB-66776 (13J923)
Type SW2IVD-GPPQ GPP Software package Operating Manual (Q6TEL) Describes the system configuration, operation methods, etc. (Supplied with the product)	IB-66777

1. GENERAL DESCRIPTION

This manual describes the required program types, the I/O processing, the devices, etc., when programming for the following CPU modules in the MELSEC QnA series.


- Q2AS(H)CPU(S1)
- Q2ACPU(S1)
- Q3ACPU
- Q4ACPU
- Q4ARCPU

All of the above modules are referred to generically in this manual as "QnACPU".


1.1 Programs

- (1) Program management by memory card is possible


- (a) Programs created at a peripheral device can be stored in the QnACPU's internal RAM or memory card. Parameters, programs, device comments, and device initial setting values can be stored in the internal RAM and memory card. Other file register and fault history data, etc., can be stored in the memory card only (storage in the internal RAM is not possible. See Section 2.4). Note that device comments ("**" in figure below) stored in the internal RAM cannot be used in the instructions of the program currently being executed.



- (b) The QnACPU processes programs which are stored in the internal RAM.




Programs stored in the memory card can be executed only after they are first read to (booted to) the QnACPU internal RAM. (Programs to be read to the QnACPU are designated by parameter settings, and the boot operation is designated by a DIP switch setting at the QnACPU.)




(2) Program construction

QnACPU programs are stored in a file format in the internal RAM or memory card. Multiple programs can therefore be stored in the internal RAM and memory card by using different file names.




This format permits the program creation operation to be split among several designers, and allows program management and maintenance to be carried out according to the process or function in question. Moreover, revision and debugging is required only at the relevant programs when the specifications are changed.

(a) Example of program creation split among several designers:




(b) Example of programs split according to process:



REMARKS

1. *: See Section 3.2 for details regarding the execution sequence.

(c) Example of programs split according to function:



REMARKS

1. *1: Programs split according to process can be further split according to function.
2. *2: See Section 3.2 for details regarding the execution sequence and execution conditions.

1. GENERAL DESCRIPTION


MELSEC-QnA

1.2 Convenient Programming Devices and Instructions


The QnACPU features devices and instructions which facilitate program creation. A few of these are described below.

(1) Flexible device designation


(a) Word device bits can be designated to serve as contacts or coils.




(b) Direct processing in 1-point units is possible within a program simply by using direct access inputs (DX::) and direct access outputs (DY::).




- (c) Differential contacts ($\neg \uparrow \uparrow \neg \uparrow \uparrow$) eliminate the need for converting inputs to pulses.



- (d) The special function module's buffer memory can be used in the same way as devices when programming.




- (e) Direct access to link devices (LX, LY, LB, LW, LSB, LSW) of MELSECNET/10 network modules is possible without refresh settings.




(2) Edge relays simplify pulse conversion processing

- (a) The use of a relay (V) that comes ON at the leading edge of the input condition simplifies pulse processing when a contact index qualification has been made.

[Circuit example]




[Timing chart]



(3) Simpler data processing

- (a) Real numbers (floating decimal point data) and character string constants can be used in the programming as they are.




REMARK

1. *: NUL indicates "00H" (character string END).

1. GENERAL DESCRIPTION


MELSEC-QnA

- (b) Data processing instructions such as table processing instructions, etc., enable high-speed processing of large amounts of data.




- (4) Easy shared use of sub-routine programs

- (a) A common pointer can be used to call the same sub-routine program from all sequence programs being executed.



- (b) The use of sub-routine call instructions with arguments simplifies the creation of sub-routine programs which are called several times.



REMARK


1. The QnACPU automatically determines the argument input/output condition.
 - Sub-routine program "source" data is processed as input data to the sub-routine program.
 - Sub-routine program "destination" data is processed as output data from the sub-routine program.

1.3 Related Programming Manuals

In addition to this manual, the 5 manuals shown below also contain information regarding instructions used in QnACPU operation.

- QnACPU Programming Manual (Common Instructions)
- QnACPU Programming Manual (Special Function Module)
- QnACPU Programming Manual (PID Control Instructions)
- QnACPU Programming Manual (AD57 Commands)
- QnACPU Programming Manual (SFC)

Use this manual for information regarding QnACPU programs, devices, and input/output processing, etc., and refer to the other manuals for information regarding the instructions which are used.



REMARK

- 1) For Q4ARCPU, apart from the programming manual indicated above, there is also the Q4ARCPU Programming Manual (Application PID Edition).

2. QnACPU FILES

Parameter, program, and comment data, etc., are assigned file names and extension names, and are then stored in the QnACPU internal RAM or memory card.

When writing this data from a peripheral device to the QnACPU, the files to be written are specified by their type (parameter, program, comment, etc.) rather than by their extension names.

(The peripheral device automatically assigns the appropriate extension name for the file type which has been specified.)

The use of different file and extension names permits multiple files to be stored in the QnACPU.

Because the QnACPU can also process a given program as one file, programs created can be managed individually according to their "designer", "process", or "function" by using different program file names. Moreover, program execution is possible for multiple programs stored at the QnACPU. (See Chapter 3 for QnACPU program execution details.)

The QnACPU stores files in the available areas in the internal RAM and memory card.

If the continuous available memory area is insufficient to accommodate a file for which a writing request has occurred (from the peripheral device), writing to the internal RAM and card will be impossible. (See Section 2.6.2)

A file name, file size, and creation date will be appended to each file.

The file list shown below is displayed at the peripheral device.

Drive/Path : C:\GPPQ\USR\		Title : QnACPU	
System : MELCO		Title : Sample program	
Machine : MELCO			
File	Type	Size	Date Time Title
<PRG>		96-05-28 15:17 :	
<LIB>		96-05-28 15:17 :	
<PRG>		96-05-28 15:17 :	
<PRG.ACT>		96-05-28 15:17 :	
<PRG.TRN>		96-05-28 15:17 :	
<LIB.ACT>		96-05-28 15:17 :	
<LIB.TRN>		96-05-28 15:17 :	
<PRG.ACT>		96-05-28 15:17 :	
<PRG.TRN>		96-05-28 15:17 :	
<SPC>		96-05-28 15:17 :	
PARAM	Parameter	338	96-05-28 15:22 : Transfer line 1 parameter file
LINE1	QnA Seq	187	96-05-28 15:18 : Transfer line 1 program file
File(s): 2 Free 154566556Byte(s)			

The file list display items are explained below.

(1) File name

The file name consists of the file name (max. 8 chars.) and the extension (3 chars.) The QnACPU distinguishes between upper case and lower case characters. (At the peripheral device, all characters are converted to upper case characters.)


An extension name which corresponds to the file type designated when the file was written in the peripheral device is automatically appended to the file name.

- (2) Size
The file size is indicated in byte units.
Files are stored in the internal RAM in 4-byte units (1 step), and at the memory card in 1-byte units. When calculating a file's size, please note that at least 64 bytes (132 bytes for programs) will be added to all user created files other than file registers.
- (3) Data & time
The date & time when the file was written from the peripheral device to the QnACPU is indicated.
- (4) Title
Indicates the user file application, etc. (max. of 32 chars.)

2.1 QnACPU Internal RAM & Memory Cards

Designating the internal RAM & memory cards

The QnACPU features 2 types of file storage area: the internal RAM, and the memory cards, with each memory area being assigned a drive No.* The internal RAM is assigned drive No.0, the "CARD A" memory card is assigned drive Nos.1 & 2, and the "CARD B" memory card is assigned drive Nos.3 & 4.



REMARK

- 1) *: When writing parameter data and programs, etc., from the peripheral device to the QnACPU, the memory to which the data is written (internal RAM/memory card) is designated by the drive number.

2.2 Internal RAM


The memory map and memory size of the QnACPU internal RAM are described in this section.

POINTS

- (1) Before the QnACPU internal RAM can be used for the first time, it must be formatted. For details regarding the internal RAM formatting procedure, refer to the "SW□IVD/NX-GPPQ Type GPP Function Software Package Operating Manual (Online)."
- (2) Program files are stored in the internal RAM in 1k step units.

2.2.1 Memory map

Files are stored in the internal RAM in the following format.



2.2.2 Formatting precautions

The QnACPU internal RAM can only be used after being formatted at the peripheral device.

When formatting the internal RAM, designate whether or not a system area is to be allocated for user settings. Up to 16k steps (in 1-step units) can be allocated for the user setting system area.

The system area user setting data is used for communication with the serial communication unit, and for registering monitor data from peripheral devices connected to other stations in the network.

Although the designation of a user setting area speeds up monitoring from the serial communication unit and other network stations, it also reduces the amount of space available for user files.

2.2.3 Memory capacity after formatting

After the internal RAM has been formatted, the internal RAM capacity which is displayed at the peripheral device's file list display will be as shown below.

Table 2.1 Memory Size after Formatting

CPU Model Name	Memory Capacity
Q2ACPU, Q2AS(H)CPU	28k steps (114688 bytes)
Q2ACPU-S1, Q2AS(H)CPU-S1	60k steps (245760 bytes)
Q3ACPU	92k steps (376832 bytes)
Q4ACPU	124k steps (507904 bytes)

2.3 Memory Card


The memory map and memory capacity of the QnACPU memory card are described in this section.

POINTS

- (1) Before the QnACPU memory card can be used for the first time, it must be formatted by a peripheral device. Parameter data and program files, etc., cannot be stored at the memory card until it has been formatted. For details regarding the memory card formatting procedure, refer to the "SW□IVD/NX-GPPQ Type GPP Function Software Package Operating Manual (Online)."
- (2) Program files are stored in the memory card in 512 bytes (128 steps) step units.

2.3.1 Memory map

Files are stored in the memory card in the following format.



2.3.2 Memory capacity after formatting

After the memory card has been formatted, the memory card capacity which is displayed at the peripheral device's file list display will be as shown below.

Table 2.2 Memory Size after Formatting


Memory Card Model Name	Memory Capacity (k-bytes)			Max. Number of Files Stored		
	SRAM	E ² PROM	Flash Memory	SRAM	E ² PROM	Flash Memory
Q1MEM-64S	59	—	—	118	—	—
Q1MEM-128S	123	—	—	128	—	—
Q1MEM-256S	250.5	—	—	128	—	—
Q1MEM-512S	506	—	—	128	—	—
Q1MEM-1MS	1016.5	—	—	128	—	—
Q1MEM-2MS	2036.0	—	—	256	—	—
Q1MEM-64SE	28.5	29.0	—	57	58	—
Q1MEM-128SE	58.5	59.0	—	117	118	—
Q1MEM-256SE	122.5	123.0	—	128	128	—
Q1MEM-512SE	250.0	250.5	—	128	128	—
Q1MEM-1MSE	505.5	506.0	—	128	128	—
Q1MEM-256SR	122.5	—	*	128	—	128
Q1MEM-512SR	250.0	—	*	128	—	128
Q1MEM-1MSR	505.5	—	*	128	—	128
Q1MEM-2MSR	1016.0	—	*	128	—	128

* Depends on the specifications of the memory card reader/writer that does the formatting.


2.3.3 Executing memory card programs (boot run)

- (1) The QnACPU only processes programs which are stored in the internal RAM. Therefore, programs stored in the memory card must be booted (read) to the internal RAM using the boot file name designated by a parameter setting. The file designated in the parameters is booted (read) from the memory card to the internal RAM when the power is turned ON or the QnACPU is reset.

[Boot file setting window]



- (2) File additions from the memory card to the internal RAM, changes, and deletions are impossible while the QnACPU is in the RUN status. To execute these operations, STOP the QnACPU, designate the desired boot file (by parameter), then switch the QnACPU to the RUN status again.



Boot processing procedure

1. Designate (by parameter setting) the file to be transferred.
2. Switch the QnACPU from STOP to RUN.
3. Designated file is transferred from the memory card to the internal RAM.
4. Execution of the transferred file begins.

2.4 File Types & Storage Destinations of Files Managed by QnACPU

(1) File types & storage destinations of files managed by QnACPU

Files which can be stored in the internal RAM, and those which can be stored in the memory card are determined according to the file type. Storable files and their storage destinations are shown in Table 2.3 below.

An memory card may or may not be necessary, depending on the type of file to be stored in the QnACPU.

Table 2.3 Files & Storage Destinations in QnACPU

Item	File Type	File Name *4	Storage Drives *1					Restrictions	Reference
			0	1	2	3	4		
For Program	Parameter	*****.QPA	○	○	○	○	○	1 file per drive	Section 5
	Sequence program/ SFC program	*****.APG	●*2	○*2	○*2	○*2	○*2		Section 3
For devices	Device comment	*****.QCD	○*5	○	○	○	○	Max. 124 files	User's *3
	Device initial values	*****.QDI	○	○	○	○	○	Max. 124 files	Section 4.13
	File registers	*****.QDR	X	○	Δ	○	Δ	Max. 124 files	Section 4.7
	Simulation data	*****.QDS	X	○	X	○	X		User's *3
	Local device	*****.QDL	X	○	X	○	X	1 file per CPU	Section 4.13
For debugging	Sampling trace data	*****.QTS							
	Status latch data	*****.QTL	X	○	X	○	X		User's *3
	Program trace data	*****.QTP							
	SFC trace data	*****.QTR							
For fault diagnosis	Fault history data	*****.QFD	X	○	X	○	X		User's *3

REMARKS


1) *1: Symbols used in the above table are explained below.

Symbol	Meaning
●	Must be stored.
○	Stored when required.
X	Cannot be stored.
Δ	When flash memory is used: File reading only (writing is impossible). When E ² PROM is used: Writing is possible by EROMWR instruction.

2) *2: QnACPU processes programs stored in drive 0 (internal RAM). Programs stored in drives 1-4 must be booted to the internal RAM in order to be executed.

3) *3: User's Manual of the CPU module used.

- 4) *4: The file name configuration is as follows:




Since files are designated at the peripheral device with the file name and file type, there is no need to think about the extension. The peripheral device converts the file type of the designated file to the extension before writing it to the QnACPU.

- 5) *5: Device comments stored at drive 0 cannot be used at the comment instructions (LEDC, etc.) of sequence programs and SFC programs.


2.5 Program File Configuration

Program files consist of a file header, an execution program, and steps secured for write during RUN.

As shown below, the size of a program stored in the QnACPU includes all the above components.




- **File header** : The file name, file size, and file creation data, etc., are stored in this area.
132 bytes (33 steps) fixed.
- **Execution program** : The created program is stored in this area.
1 step = 4 bytes.
- **Steps secured for write during RUN** : This area is used when write during RUN that increases the number of steps is executed at a peripheral device.
Default value = 500 steps (2000 bytes).
The number of steps can be changed using the write options at the peripheral device's PC menu.



During programming at the peripheral device, the total of the file header size and the number of execution program steps is displayed as the "number of steps used."

[Ladder readout screen]



REMARK

Program storage capacity differs depending on the memory where programs are stored.

Memory	Program Capacity Unit
Internal memory	4096 bytes (1k steps)
Memory card	512 bytes

2.6 File Operation and File Handling Precautions

2.6.1 File operation

Using the "online" function of the GPP peripheral device, the file operations shown in Table 2.4 below are possible with regard to files stored in the internal RAM and memory cards.

However the available file operations will vary according to the presence or absence of an entry code (registered by peripheral device), the QnACPU "write protect" switch setting status, and the QnACPU RUN/STOP status.

Table 2.4 File Operations from Peripheral Device

File Operation	Operation Enabled/Disabled *1				Operation Description
	A	B	C	D	
File list	o	Δ^2	o	o	A list of files stored in memory is displayed.
Read	o	Δ^2	o	o	Files are read from memory.
Write *4	Δ^2	Δ^2	x	Δ^3	Files are written to memory.
Program writing during RUN status	Δ^2	Δ^2	x	o	Program writing is executed during the QnACPU RUN status.
Rename	Δ^2	Δ^2	x	Δ^3	The name of a file stored in memory is changed.
Copy	Δ^2	Δ^2	x	Δ^3	A file stored in memory is copied.
Delete	Δ^2	Δ^2	x	x	A file stored in memory is deleted.
PC memory organize *4	Δ^2	Δ^2	x	x	Memory files which are no longer contiguous are re-organized to make them contiguous.
PC memory format	Δ^2	Δ^2	x	x	Memory formatting is executed.

REMARKS

1) *1: The codes (A, B, C, D) used at the "operation enabled/disabled" item in the above table are explained below.

- Operation enabled/disabled

Code	Description	Reference
A	When "write prohibit" entry code is registered at CPU	User's Manual of the CPU module used (Detailed Information)
B	When "read/write display prohibit" entry code is registered at CPU	
C	When the CPU's "system protect" switch is ON	
D	When a CPU RUN/STEP-RUN status is in effect	

- symbols used in table

Symbol	Description
o	Execution enabled
Δ	Execution enabled with some restrictions
x	Execution disabled

- 2) *2: Execution of parameter and program files is only possible when the entry codes match.
- 3) *3: The status is "operation disabled" (X) in the following cases:
 - Parameter program + program file
 - When a new file is created during the RUN status
(When the same file as the file being copied does not exist at the copy destination)
 - When copying to drive D during the RUN status
- 4) *4: In order to secure a contiguous area for the data of a designated file, a file shift may occur if the file size is increased.
- 5) Reading/writing to the memory card's E²PROM is possible in the same manner as at its RAM.
However the processing time is longer when writing to the E²PROM than it is when writing to the RAM.
- 6) File cannot be written directly from the peripheral device to the IC memory card's flash ROM. To do this, a memory card reader/writer set must be installed at the GPP function peripheral device, and writing executed via that reader/writer.

2.6.2 File handling precautions

Precautions regarding the handling QnACPU files are discussed in this section.

(1) File contiguousness in the memory


- (a) Internal RAM and memory card files are basically arranged in a contiguous manner.

However, following a number of file deletions and writing operations, the amount of contiguous vacant space may be reduced to the point where files can no longer be stored, even though the overall vacant space is adequate.

- (b) When the overall vacant space exceeds the size of the file to be written, the "PC memory organize" function (the GPP function peripheral device online mode) can be executed to gather all the non-contiguous vacant space into a single contiguous area.

Example 1: When writing to the QnACPU internal RAM is impossible:


To simplify the explanation, system files and parameters, etc., are excluded.



REMARK

- 1) *1: Writing to the internal RAM is impossible because the amount of contiguous vacant space is only 8k steps.

Example 2: When the "PC memory organize" function is executed:
 When the internal RAM condition is as shown in Example 1 on the previous page, the "PC memory organize" function can be executed to secure 10k steps of contiguous vacant space ("*" in fig. below).



(2) Power OFF (or reset) during program operation

- (a) If power is switched OFF (or a reset occurs) during a file operation which will not cause a file shift, the memory data will not be lost.
- (b) If the QnACPU battery backup is in effect, the memory data will not be lost if the power is switched OFF (or reset occurs) during a file operation which causes a file shift.
 Files stored in the memory card will not be lost unless the memory card is removed from the QnACPU while the power is OFF.

POINTS

(1) The following file operations can cause a file shift:

- File size change
- PC memory organize function
- New file creation

(2) If a power OFF occurs during the above operations, the data up to the power OFF will be stored in the QnACPU internal RAM, and will be restored when power is switched ON again. A battery backup is required in order to save internal RAM data in this manner.

- (3) Write during RUN when program file size is increased
 - (a) The QnACPU program file size is the created program space plus the steps secured for write during RUN. When write during RUN is executed using the peripheral device's GPP function, the program size should not exceed the file space secured when initial program file writing occurred.
 - (b) Write during RUN is impossible if the size of an edited program exceeds the program file space secured when initial program file writing occurred.
 - If a file's size is likely to be increased by write during RUN, set the steps secured for write during RUN in advance at the peripheral device.
 - If the QnACPU is stopped, writing is possible even if the file size has been increased.
- (4) Simultaneous access of a single file from multiple peripheral devices
 - (a) The QnACPU permits a file which is being accessed by an RS-422 connected peripheral device to be accessed simultaneously by another peripheral device which is connected via a network or serial communication module.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

Sequence programs and SFC programs can be executed at the QnACPU. This chapter describes the sequence program configuration and execution conditions.


SFC programs are not described in this manual.

For details regarding SFC programs, refer to the QnACPU Programming Manual (SFC).

3.1 Sequence Program

(1) Definition of sequence program


- (a) A sequence program is created using QnACPU sequence instructions, basic instructions, and application instructions, etc.



- (b) There are 3 types of sequence program: main routine programs, sub-routine programs, and interrupt programs.

For details regarding these programs, refer to the following sections of this manual:

- Main routine programs : Section 3.1.1
- Sub-routine programs : Section 3.1.2
- Interrupt programs : Section 3.1.3



3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

REMARK

1) For details regarding the QnACPU sequence instructions, basic instructions, and application instructions, refer to the "QnACPU Programming Manual (Common Instructions)".

(2) Sequence program writing format

Programming for sequence programs is possible using either the relay symbolic language (ladder mode), or the logic symbolic language (list mode).

(a) Relay symbolic language

- The relay symbolic language is based on the relay control ladder. Programming expressions are similar to the relay control sequence ladder.
- Relay symbolic language programming occurs in ladder block units. A ladder block is the smallest unit of sequence program processing, with the ladder beginning from the left bus and ending at the right bus.




Fig.3.1 Ladder Block

(b) Logic symbolic language (list mode)

The logic symbolic language uses dedicated instructions instead of the contact symbols, coil symbols, etc., used in the relay symbolic language.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

(c) Program processing

Sequence programs are processed in order, beginning from step 0 and ending at the END instruction.

Processing of relay symbolic language ladder blocks begins from the left bus, and proceeds from left to right. When one ladder block is completed, processing proceeds downward to the next ladder block.




Table 3.2 Sequence Program Processing


3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.1.1 Main routine program

(1) Definition of main routine program

- (a) A main routine program is a program which begins from step 0 and ends at the END/FEND instruction.
- (b) The main routine program execution begins from step 0 and ends at the END/FEND instruction.
 - 1) If only one program is being executed, processing will begin from step 0 again after the END/FEND instruction is processed.



- 2) If multiple programs are being executed, processing which occurs after the END/FEND instruction varies according to the designated execution conditions. (See item (2) below)

(2) Execution conditions for main routine programs

If multiple programs are being executed, the following four types of execution conditions can be designated (by program settings in the parameters) according to the application in question.

- Initial execution program: See Section 3.2.1.
- Scan execution program: See Section 3.2.2.
- Low-speed execution program: See Section 3.2.3.
- Standby program: See Section 3.2.4.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.1.2 Sub-routine programs

(1) Definition of sub-routine program

- (a) A sub-routine program is a program which begins from a pointer (P:) and ends at a RET instruction.
- (b) A sub-routine program is executed only when called by a CALL (P) instruction from the main routine program.

(2) Sub-routine program application

- (a) The overall step count can be reduced by using a sub-routine program as a program which is executed several times in one scan.
- (b) The step count of a constantly executed program can be reduced by using a sub-routine program as a program which is executed only when a given condition is satisfied.


(3) Sub-routine program management

Sub-routine programs are created after the main program (after FEND instruction), and the combination of main and sub-routine programs can be managed as one program.

Sub-routine programs can also be managed as separate, discrete programs (standby programs). (See Section 3.2.4 for details regarding standby programs).

(a) When created after the main program

- A sub-routine program is created between the main program's FEND and END instructions.
- Because there are no restrictions regarding the order in which sub-routine programs are created, there is no need to set the pointers in ascending order when creating multiple sub-routine programs.
- Either a local pointer or a common pointer may be used. *



3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS


MELSEC-QnA

REMARKS


- 1) *: See Section 4.9 for details regarding local and common pointers.
 - 2) See Section 4.8 for details regarding sub-routine program nesting.
- (4) Using local devices used by the file where a sub-routine program is stored
- It is possible to use local devices that are used by the file where a sub-routine program is stored when executing a sub-routine program. Whether or not such local devices are used is set by special relay "SM776".
- (a) Switching over local devices by setting ON/OFF for a special relay

	SM776
OFF	Executes calculation by the local devices that are used by the file where the sub-routine program was called.
ON	Executes calculation by the local devices that are used by the file where the sub-routine program is stored.

[Operation at "SM776 : OFF" when the function version is supported or not supported]



[Operation at "SM776 : ON" when the function version is supported]



3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

(b) Cautions

- If SM776 is ON, the local device data is read when the sub-routine program is called and the local device data is saved after the execution of the RET instruction.
Accordingly, scan time is elongated by the time as shown below when a sub-routine program is executed once with the setting of "SM776: ON".
- Q2ACPU(S1), : $560 + 1.3 \times$
Q2ASCPU(S1) (Number of words of a local device) [μ s]
- Q3ACPU : $425 + 1.0 \times$
(Number of words of a local device) [μ s]
- Q4ACPU, : $220 + 0.8 \times$
Q2ASHCPU(S1) (Number of words of a local device) [μ s]
- ON/OFF setting of SM776 is possible in unit of QnACPU or Q2AS(H)CPU.
Setting in unit of file is not possible.
- If the ON/OFF setting of SM776 is changed while a sequence program is executed, the control is made according to the information after change.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.1.3 Interrupt programs

(1) Definition of interrupt program

- (a) An interrupt program is a program which begins at the interrupt pointer (I:)*, and ends at the IRET instruction.
- (b) Interrupt programs are executed only when an interrupt factor occurs.*


(2) Interrupt program management

Interrupt programs are created after the main program (after the FEND instruction), and the combination of main and sub-routine programs can be managed as one program.

Interrupt programs can also be managed as separate, discrete programs (standby programs). (See Section 3.2.4 for details regarding standby programs). However, the same interrupt program pointer number cannot be used more than once in the program being executed by the QnACPU.

(a) When created after the main program

- An interrupt program is created between the main program's FEND and END instructions.
- Because there are no restrictions regarding the order in which interrupt programs are created, there is no need to set the interrupt pointers in ascending order when creating multiple interrupt programs.



REMARK

- 1) *: See Section 4.10 for details regarding interrupt factors and interrupt pointers.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

(3) Executing interrupt programs

(a) In order to execute an interrupt program, IMASK and EI instructions are required to obtain permission for the interruption. *1

- If an interrupt factor occurs prior to an "interruption permitted" status, the interrupt program for the factor in question will be executed when an "interruption permitted" status is established.
- If an interrupt factor occurs during a STOP/PAUSE, the interrupt program for the factor in question will be executed when an "interruption permitted" condition is established following a return to the RUN status.




Fig.3.3 Interrupt Program Execution

(b) When an interrupt factor occurs, the interrupt program with the interrupt pointer number corresponding to that factor is executed. However, interrupt program execution varies according to the condition at that time.

1) When multiple interruptions are designated:

When multiple interrupt programs are activated simultaneously, the programs will be executed in order, beginning from the interrupt program with the highest priority interrupt pointer number. *2

The remaining interrupt programs remain on standby until processing of the higher priority interrupt program is completed.

2) When an instruction is being executed:

Interruptions are prohibited during execution of instructions. If an interrupt factor occurs during execution of an instruction, the interrupt program will be executed after processing of the instruction is completed.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

REMARKS

- 1) *1: For details regarding the IMASK and EI instructions, refer to the *QnACPU Programming Manual (Common Instructions)
- 2) *2: See Section 4.10 for details regarding the priority ranking of interrupt programs.

3) Interruption during a link refresh:

If an interrupt factor occurs during a link refresh operation, the link refresh operation is suspended, and the interrupt program is executed.




Fig.3.4 Interruption during Link Refresh Operation

4) Interruption during END processing:


- i) If an interrupt factor occurs during general data processing at an END instruction, the interrupt program will be executed after the general data processing is completed.
 - ii) If an interrupt factor occurs during an END instruction waiting period during constant scanning, the interrupt program corresponding to that factor will be executed.
- (c) See Section 4.6 for details regarding index register processing when switching to an interrupt program from a scan execution program or low-speed execution program.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

(4) Program creation restrictions

- (a) A device which is switched ON by a PLS instruction in an interrupt program will remain ON until that interrupt program is executed again.



- (b) A "DI" status (interruption prohibited) is established during execution of an interrupt program.
Do not execute EI/DI instructions in the interrupt program.

- (c) Timers cannot be used in interrupt programs.
As timers are used at OUT T□ instructions to update present values and switch contacts ON and OFF, the use of a timer in the interrupt program would make a normal time count impossible.

- (d) Local devices cannot be used in interrupt programs. (See Section 4.13.1.)

- (5) Using local devices that are used by the file where an interrupt program is stored
It is possible to use local devices that are used by the file where an interrupt program is stored when executing an interrupt program. Whether or not such local devices are used is set by special relay "SM777".


- (a) Switching over local devices by setting ON/OFF for a special relay

	SM777
OFF	Executes calculation by the local devices that are used by the file which was executed before the execution of the interrupt program.
ON	Executes calculation by the local devices that are used by the file where the interrupt program is stored.


3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

[Operation at "SM777 : OFF" when the function version is supported or not supported]



[Operation at "SM777 : ON" when the function version is supported]



(b) Cautions

- If SM777 is ON, the local device data is read before the interrupt program is executed and the local device data is saved after the execution of the IRET instruction. Accordingly, scan time is elongated by the time shown as below when an interrupt program is executed once with the setting of "SM777: ON".
- Q2ACPU(S1), : $560 + 1.3 \times$
Q2ASCPU(S1) (Number of words of a local device) [μ s]
- Q3ACPU : $425 + 1.0 \times$
(Number of words of a local device) [μ s]
- Q4ACPU, : $220 + 0.8 \times$
Q2ASHCPU(S1) (Number of words of a local device) [μ s]
- ON/OFF setting of SM777 is possible in unit of QnACPU or Q2AS(H)CPU. Setting in unit of file is not possible.
- If the ON/OFF setting of SM777 is changed while a sequence program is executed, the control is made according to the information after change.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS


MELSEC-QnA

3.2 Program Execution Conditions & Operation Processing

Programs executed by the QnACPU are stored in the CPU's internal RAM, or in memory cards.

Programs can be stored in the internal RAM or memory cards as a single program, or they can be split into separate programs for each control function.

This permits the programming procedure to be split up among several program designers who can design separate programs for each operation.



When an operation is split up into multiple programs, an "execution type" setting must be designated in the program settings in the parameters. The QnACPU executes each of the "execution type" programs in their setting order.


There are 4 execution types: initial execution, scan execution, low-speed execution, and standby.

- Initial execution : This program type is executed once only at power ON, or when STOP-RUN switching occurs. (See Section 3.2.1)
- Scan execution : This program type is executed once per scan, beginning from the scan which follows execution of the initial execution program. (See Section 3.2.2)
- Low-speed execution : This program type is executed only when a constant scan setting is made or when a time is set for execution of low-speed execution type programs.
 - When a constant scan setting is made, the program is executed during the surplus time of a scan execution type program.
 - When a time for execution of low-speed execution type programs is set, the program is executed during this set time. (See Section 3.2.3.)
- Standby type : This program is executed only when its execution is requested. (See Section 3.2.4)


3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

[Program setting window]



The program operation steps which occur at power ON or STOP-RUN switching are shown below.



POINT

- (1) Designation of all execution types is not required at the QnACPU.* Initial execution, low-speed execution, and standby type programs indicated by an asterisk are used as required.


3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.2.1 Initial execution programs

(1) Definition

- (a) An initial execution program is executed once only at power ON, or when STOP-RUN switching occurs.
- (b) This program's execution type is designated as "initial" in the program settings parameters.
- (c) In the same manner as the initial processing for the special function module, the initial execution program is executed only once, and is not required in subsequent scans.




(2) Using multiple initial execution programs

When multiple initial execution programs are used, they are executed one by one in ascending number order (program settings parameter setting).

(3) END processing

END processing occurs when all initial execution programs are completed, and the scan execution program is then executed from the next scan.



3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

POINT

- 1) *: Instructions with "completion devices" cannot be used in initial execution programs.


(4) Initial scan time

- (a) This is the execution time period for initial execution programs.

If multiple initial execution programs are used, this is the execution time period in which all those programs are executed.

- (b) The QnACPU measures the initial scan time and stores the result in special registers (SD522, SD523). *1

The initial scan time can therefore be checked by monitoring the SD522 and SD523 special registers.



If the SD522 value is "3", and the SD523 value is "400", the initial scan time is 3.4 ms.

(5) Initial execution time monitor

The execution period of the initial execution program can be monitored by this timer (there is no timer default setting).

If such monitoring is desired, designate the timer setting in a 10 ms to 2000 ms range at the PC RAS settings parameter. (Setting unit: 10 ms)

If the execution time of the initial execution program exceeds this timer setting, a "WDT ERROR" occurs, and QnACPU operation is stopped.

POINTS

- (1) *1: The accuracy of the initial scan time stored at the special registers is ± 0.1 ms.
The initial scan time count will continue even if a watchdog time reset instruction (WDT) is executed at the sequence program.
- (2) When a monitor timer setting is designated for the initial execution time, there will be a 10 ms error in the count value.
Therefore, a monitor timer setting (t) of 10 ms will result in a "WDT ERROR" if the initial scan time is in the following range:
 $10 \text{ ms} < t < 20 \text{ ms}$.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.2.2 Scan execution programs

(1) Definition

- (a) Scan execution programs are executed once per scan, beginning from the scan which follows execution of the initial execution program.
- (b) This program's execution type is designated as "scan" in the program settings parameters.


(2) Executing multiple scan execution programs.

When multiple scan execution programs are used, they are executed one by one, in ascending number order (program settings parameter setting).

(3) END processing

END processing occurs when all scan execution programs are completed, and execution then begins again from the first scan n execution program.

END processing (general data processing, link refresh) is possible after each of the programs by designating a COM instruction at the end of the scan execution programs.



(4) Constant scan setting *1

When constant scanning is designated, the scan execution program is executed at each designated constant scan period.

REMARK

- 1) *1: The "constant scan" function executes the scan type program repeatedly at regular intervals. For details, refer to the User's Manual of the CPU module used.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS


MELSEC-QnA

POINT

- 1) See Section 4.6 for details regarding index register processing when an interrupt program is executed while a scan execution program is in progress.

(5) Scan time

- The "scan time" is the total time required for scan type program execution and END processing.
If multiple scan execution programs are used, the "scan time" is the total time required to execute all the programs.
- The scan time "present value", "minimum value", and "maximum value" are measured at the QnACPU, and the results are stored in special registers (SD520, AS521, SD524-SD527). *
The initial scan time can therefore be checked by monitoring the SD520, SD521, SD524-SD527 special registers.



If the SD520 value is "3", and the SD521 value is "400", the initial scan time is 3.4 ms.

(6) WDT (Watchdog timer)

This is the timer which monitors the scan time, and its default setting is 200 ms.

This WDT setting can be designated in a 10 ms to 2000 ms range in the PC RAS settings parameters. (Setting units: 10 ms)

If a low-speed execution program is used, a WDT setting value should be designated which is greater than the scan time plus the execution time of the low-speed execution program.

If the scan time (execution time for scan execution program + low-speed execution program) exceeds the WDT setting value, a "WDT ERROR" occurs, and QnACPU operation is stopped.

POINTS

- (1) *1: The accuracy of the scan time stored at the special registers is ± 0.1 ms.
The scan time count will continue even if a watchdog time reset instruction (WDT) is executed at the sequence program.
- (2) The WDT measurement error is 10 ms.
Therefore, a WDT setting (t) of 10 ms will result in a "WDT ERROR" if the scan time is in the following range: $10 \text{ ms} < t < 20 \text{ ms}$.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.2.3 Low-speed execution programs

(1) Definition

- (a) Low-speed execution programs are executed only during "constant scanning surplus time" or during the period designated for low-speed execution program execution.
- For a constant scan time with enhanced control accuracy, designate a constant scan time setting at the PC RAS parameters. (Setting range: 5-2000 ms, setting units: 5 ms)
 - To secure execution time for low-speed execution programs at each scan, designate a low-speed execution program execution time setting in the PC RAS parameters. (Setting range: 1-2000 ms, setting units: 1 ms)
 - In order to execute a low-speed execution program, one of the above settings ("constant scan time " or "low-speed execution program execution time") must be designated.
- (b) The execution type of the low-speed execution program is designated as "low-speed" in the program settings parameters.
- (c) The low-speed execution program type is used for programs which do not require execution in each scan, for example programs for printer output.

(2) Executing multiple low-speed execution programs

When multiple low-speed execution programs are used, they are executed one by one, in ascending number order (program settings parameter setting).

(3) Low-speed execution program execution time at 1 scan

- (a) If all the low-speed execution program operation is completed within one scan and there is surplus time, the processing executed after that depends on the setting status of special register SM330 and the execution condition for low-speed execution type programs.
- Asynchronous method (SM330 = OFF)
: Method in which low-speed execution type program operation is continued in the surplus time.
 - Synchronous method (SM330 = ON)
: Method in which even if there is surplus time, low-speed execution program operation is not continued, and operation starts again from the next scan.

Operation method for low-speed execution type programs	SM330 setting status	Execution condition for low-speed execution type programs	
		When "constant scan time" is set	When "low-speed execution program execution time" is set
Asynchronous method	OFF	The low-speed execution type program is re-executed ¹ .	The low-speed execution type program is re-executed ² .
Synchronous method	ON	Constant scan waiting time is generated ³ .	Scan execution type program operation is started ⁴ .

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

- *1 If a "constant scan time" has been designated, the low-speed program will be executed during the constant scan's surplus time.

Therefore, the low-speed execution program's execution time varies from scan to scan.

As the low-speed execution program will not be executed at all if the constant scan's surplus time is 2 ms or less, a "constant scan time" setting should be designated which provides a surplus time of more than 2 ms.

- *2 If a "low-speed execution program execution time" has been designated, the low-speed execution program will be executed in accordance with that time setting. Therefore, the scan time will vary from scan to scan.

- *3 If a "constant scan time" has been designated, the surplus time after completion of low-speed END processing is waiting time, and execution of a scan execution type program starts when the constant scan time has elapsed.

Constant scan waiting time

$$= (\text{constant scan setting time}) - (\text{scan time}) - (\text{low-speed scan time})$$

This means that the scan time is constant in each scan.

However, if the surplus time after the constant scan is less than 2 ms, low-speed execution type programs cannot be executed. If using a low-speed execution type program, set the constant scan time so that the surplus time is 2 ms or longer.

- *4 If a "low-speed execution program execution time" has been designated, scan execution type program operation is started ignoring the surplus time after completion of low-speed END processing.

$$\frac{\text{Surplus time in low-speed program execution time}}{(\text{ignored})}$$

$$= (\text{Set time for low-speed program execution time}) - (\text{low-speed scan time})$$

This means that the scan time differs in each scan.

- (b) If a low-speed execution program cannot be processed within constant scan surplus time or within the low-speed execution program execution time, program execution is temporarily stopped and the remainder of the program is executed in the next scan.

POINTS

- (1) See Section 4.6 for details regarding index register processing when switching from a scan execution program to a low-speed execution program occurs.
- (2) See Section 4.6 for details regarding index register processing when an interrupt program, is executed while a low-speed execution program is in progress.
- (3) The "low-speed execution program execution time" setting should be such that the [scan time] + [low-speed execution program execution time] sum is less than the WDT setting value.
- (4) The COM instruction cannot be used in low-speed programs.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS


MELSEC-QnA

Asynchronous method

(1) "Constant scan time" setting

The low-speed execution program operation which occurs under the following conditions is illustrated below.


- Constant scan time : 60 ms
- Total scan execution program time : 40 ms to 50 ms
- Execution time of low-speed execution program A : 10 ms
- Execution time of low-speed execution program B : 30 ms
- END processing : 0 ms (0 ms is used to simplify the illustration)
- Low-speed END processing : 0 ms (0 ms is used to simplify the illustration)



(2) "Low-speed execution program execution time" setting

The low-speed execution program operation which occurs under the following conditions is illustrated below.

- Low-speed execution program execution time : 30 ms
- Total scan execution program time : 40 ms to 50 ms
- Execution time of low-speed execution program A : 10 ms
- Execution time of low-speed execution program B : 30 ms
- END processing : 0 ms (0 ms is used to simplify the illustration)
- Low-speed END processing : 0 ms (0 ms is used to simplify the illustration)



3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS


MELSEC-QnA

Synchronous method

(1) "Constant scan time" setting

The low-speed execution program operation which occurs under the following conditions is illustrated below.


- Constant scan time : 60 ms
- Total scan execution program time : 40 ms to 50 ms
- Execution time of low-speed execution program A : 10 ms
- Execution time of low-speed execution program B : 30 ms
- END processing : 0 ms (0 ms is used to simplify the illustration)
- Low-speed END processing : 0 ms (0 ms is used to simplify the illustration)



(2) "Low-speed execution program execution time" setting

The low-speed execution program operation which occurs under the following conditions is illustrated below.

- Low-speed execution program execution time : 30 ms
- Total scan execution program time : 40 ms to 50 ms
- Execution time of low-speed execution program A : 10 ms
- Execution time of low-speed execution program B : 30 ms
- END processing : 0 ms (0 ms is used to simplify the illustration)
- Low-speed END processing : 0 ms (0 ms is used to simplify the illustration)



3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

(4) END processing

Low-speed END processing occurs after all the low-speed execution programs have been executed. Low-speed processing includes the following items:

- Low-speed execution program special relay/special register setting.
- Low-speed execution program write during RUN.
- Low-speed scan time measurement.
- Low-speed execution program watchdog timer resetting.

When low-speed END processing is completed, execution of the low-speed execution programs begins again from the first program.

POINT

- (1) During execution of low-speed execution programs, the "constant scan" time may deviate by the amount of the [maximum instruction processing time] + [low-speed END processing time].

(5) Low-speed scan time

- (a) The "low-speed scan time" is the total time required for low-speed execution program execution and low-speed END processing. If multiple low-speed execution programs are used, the "low-speed scan time" is the total time required to execute all the programs, plus the low-speed END processing time.
- (b) The low-speed scan time is measured by the QnACPU, and the result is stored in special registers (SD528-SD535). *1
The low-speed scan time can therefore be checked by monitoring the SD528-SD535 special registers.

Present value	SD528	SD529
Initial value	SD530	SD531
Minimum value	SD532	SD533
Maximum value	SD534	SD535

Scan times of 1 ms or less are stored here (units: μ s)

Scan times of 1 ms or more stored here (units: 1 ms)

If the SD528 value is "50", and the SD529 value is "400", the low-speed scan time is 50.4 ms.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

(6) Low-speed execution time monitor

The execution period of the low-speed execution program can be monitored by this timer (there is no timer default setting). If such monitoring is desired, designate the timer setting in a 10 ms to 2000 ms range at the PC RAS settings in the parameter mode (Setting units: 10 ms)

If the execution time of the low-speed execution program exceeds this timer setting, a "PRG TIME OVER" error occurs (QnACPU operation is not stopped).

POINTS

- (1) *1: The accuracy of the scan time stored at the special registers is ± 0.1 ms.
The scan time count will continue even if a watchdog time reset instruction (WDT) is executed in the sequence program.
- (2) The low-speed execution time measurement occurs at low-speed END processing. Therefore a PRG TIME OVER error will occur if the low-speed execution monitor time (t) is designated as "100 ms", and the measured low-speed scan time (at low-speed END processing) exceeds 100 ms.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.2.4 Standby programs

(1) Definition

- (a) Standby programs are programs which are executed only when requested.
- (b) Standby programs are used for the following applications.

1) Placing programs in the library

Sub-routine and interrupt programs are converted to standby programs which are managed separately from the main program.


2) Changing the program setup

Main routine programs are registered as standby programs, with required programs then being converted to scan execution programs for execution. Programs which are not required are converted to standby programs.


(2) Placing programs in the library

(a) Placing programs in the library

- 1) This application is used to manage sub-routine and interrupt programs separately from the main routine program. Multiple sub-routine and interrupt programs can be created for a single standby program.



- 2) When standby program execution is completed, processing returns to the program which was active before the standby program was executed. The operation which occurs when a standby program's sub-routine and interrupt programs are executed is shown below.



3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS


MELSEC-QnA

POINTS

- (1) Because present value updating and contact ON/OFF switching occurs at the OUT T₀ instruction, timers cannot be used in standby programs.
- (2) Use common pointers to convert a sub-routine program to a standby program. If local pointers are used, execution of the standby program will be impossible. For details regarding common and local pointers, See Section 4.9.1.

(b) Gathering sub-routine programs into a single program

- 1) Create the sub-routine programs in order, beginning from step 0 of the standby program. An END instruction is required at the end of the sub-routine program.
- 2) Because there are no restrictions regarding the creation sequence of sub-routine programs, the pointer numbers need not be assigned in ascending order when creating multiple sub-routine programs.
- 3) Use only common pointers. *
Sub-routine programs with common pointers can be called from all programs executed by the QnACPU.



- 4) When local devices are used in sub-routine programs, operation is carried out in accordance with the local device values at the origin of the sub-routine call (program in which the CALL/ECALL instruction is executed).
Local device values are not stored or reset before or after executing the sub-routine program of a standby program.

REMARK


- 1) *: See Section 4.9.2 for details regarding common pointers.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

(c) Gathering interrupt programs into a single program

- 1) Create the interrupt programs in order, beginning from step 0 of the standby program. An END instruction is required at the end of the interrupt program.
- 2) Because there are no restrictions regarding the creation sequence of interrupt programs, the pointer numbers need not be assigned in ascending order when creating multiple interrupt programs.



Use interrupt pointers. *
(interrupt programs need not be created in ascending order.)

REMARK

- 1) *: See Section 4.10 for details regarding interrupt pointers.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

(3) Changing the program setup

(a) This function can be used to create and execute programs for all systems.

Programs designated by parameter setting as "standby" programs can be converted to scan execution programs and executed in a sequence program.

The following instructions are used by the QnACPU to convert a program's type:

- 1) PSCAN : Converts a standby program to a scan execution program.
- 2) PLOW : Converts a standby program to a low-speed execution program.
- 3) PSTOP : Converts a scan execution program or low-speed execution program to a standby program.
- 4) POFF : Converts a scan execution program or low-speed execution program to a standby program.
(Switching to the standby program takes place after output is turned OFF.)

<div>Executed instruction</div> <div>Execution type before change</div>	PSCAN	PSTOP	POFF	PLOW
Scan execution type	No change - remains scan type execution.	Becomes standby type.	Output turned OFF in next scan. Becomes standby type from the next scan after that.	Becomes low-speed type.
Initial execution type	Becomes scan execution type.		No change - remains standby type.	
Standby type				
Low-speed execution type	Low-speed execution type execution is stopped: becomes scan execution type from the next scan. (Execution from step 0)	Low-speed execution type execution is stopped: becomes standby type from next scan.	Low-speed type execution is stopped, and output is turned OFF in the next scan. Becomes standby type from the next scan after that.	No change - remains low-speed type.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA


(b) The following methods can be used to convert a program which is to be executed.

1) Selecting the program to be executed from a single management program:

- Using a constantly executed scan execution program as the management program, a standby program which conforms to the designated conditions is converted to a scan execution program and is executed.

Scan execution programs which are not required can be converted to standby programs.


- The operation which occurs when "ABC", "DEF", "GHI", and "JKL" standby programs (at a single management program) are converted is illustrated below.



2) Converting the scan execution program being executed to another type of program:


- For the scan execution program being executed, the next program to be executed is converted from a standby program to a scan execution program.
- In the illustration below, the ABC and GHI programs are designated as scan execution programs, and DEF is designated as a standby program. The illustration shows the operation which occurs when the ABC and DEF program types are converted when the conditions are satisfied.

[Before execution of PSCAN and PSTOP instructions]



"M0" is switched ON


[After execution of PSCAN and PSTOP instructions]



3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

- (c) As program execution type conversions by PSCAN and PSTOP instructions occur at the END processing, such conversions are impossible during program execution. When different execution types have been set for the same program in the same scan, the execution type will be that specified by the execution switching command that was executed last.



REMARK

- 1) *: The order of GHI and DEF program execution is determined by the program settings parameters.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.3 Input/Output Processing & Response Lag

The QnACPU features a refresh type input/output processing format in which a batch communication with the input/output module occurs at END processing.

A direct communication format is also possible by using direct access inputs/outputs at the sequence program to enable direct communication with the input/output module when the sequence program instructions are executed. For details regarding direct inputs and direct outputs, refer to Sections 4.2.1 and 4.2.2, respectively.

3.3.1 Refresh mode

(1) Definition

With the refresh mode, batch communication with the input/output modules occurs at END processing.

- (a) Batch reading of the input module ON/OFF information is executed in the QnACPU's internal input data memory when END processing occurs. This ON/OFF data (in the input data memory) is then used for processing which occurs when a sequence program is executed.
- (b) The processing result of the output (Y) sequence program is output to the QnACPU's internal output data memory, and batch output of the ON/OFF data (in output data memory) to the output module is executed when END processing occurs.




Fig.3.5 Input/Output Information Flow at Refresh Mode

REMARKS

- 1) *1: See Section 3.3.2, item 1).
- 2) *2: See Section 3.3.2, item 2).

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

(2) Response lag

Output response lags of up to 2 scans can result from input module changes. (See Fig. 3.6)




Fig.3.6 Output "Y" Change In Response to Input "X" Change

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.3.2 Direct mode

(1) Definition

In the direct mode the communication with the input/output modules is performed when executing sequence program instructions.

With QnACPU, direct mode I/O processing can be executed by using direct access inputs (DX) and direct access outputs (DY).




Fig.3.7 Input/Output Information Flow at Direct Mode

REMARKS

1) *1: The peripheral device input area can be switched ON and OFF by the following:

- Test operation by peripheral device.
- A link refresh by the MELSECNET (/B) data link system.
- A network refresh by the MELSECNET /10 network system.
- Writing from a serial communication module.

2) *2: The output (Y) data memory can be switched ON and OFF by the following:

- Test operation by peripheral device.
- A link refresh by the MELSECNET (/B) data link system.
- A network refresh by the MELSECNET /10 network system.
- Writing from the serial communication module.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

(2) Response lag

Output response lags of up to 1 scan can result from input module changes. (See Fig. 3.8)




Fig. 3.8 Output "Y" Change in Response to Input "X" Change

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.4 Numeric Values which Can Be Used in Sequence Programs

Numeric and alphabetic data are expressed by "0" (OFF) and "1" (ON) numerals in the QnACPU.

This method of expression is called "binary code" (BIN).

The hexadecimal (HEX) expression method in which BIN data are expressed in 4-bit units, and the BCD (binary coded decimal) expression method are also possible for the QnACPU.

The numeric expressions for the BIN, HEX, BCD, and Decimal (DEC) notations are shown in Table 3.1 below.

Table 3.1 BIN, HEX, BCD, and Decimal Numeric Expressions

DEC (Decimal)	HEX (Hexadecimal)	BIN (Binary)	BCD (Binary Coded Decimal)
0	0	0	0
1	1	1	1
2	2	10	10
3	3	11	11
.	.	.	.
.	.	.	.
.	.	.	.
9	9	1001	1001
10	A	1010	1 0000
11	B	1011	1 0001
12	C	1100	1 0010
13	D	1101	1 0011
14	E	1110	1 0100
15	F	1111	1 0101
16	10	1 0000	1 0110
17	11	1 0001	1 0111
.	.	.	.
.	.	.	.
.	.	.	.
47	2F	10 1111	100 0111

Single precision floating decimal point real numbers may also be used.
(See Section 3.4.4)

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

(1) External numeric inputs to QnACPU

When designating numeric settings for the QnACPU from an external source (digital switch, etc.), a BCD (binary coded decimal) setting can be designated which is the same as a decimal setting.

However, because the BCD method involves BIN expressions being processed in the same manner as decimal expressions, the QnACPU operation based on such values will be different from the operation specified by the designated value.

A BIN instruction is therefore provided for the QnACPU to convert BCD input data to the BIN data which is used by the QnACPU.

A program which converts numeric data to BIN data can be created at the sequence program in order to allow numeric settings to be designated from an external source without regard to the corresponding BIN values.




Fig. 3.9 Digital Switch Data Input to QnACPU

(2) External numeric outputs from QnACPU

A digital display can be used to display numeric data which is output from the QnACPU. However, because the QnACPU uses BIN data, it cannot be displayed at the digital display as is. A BCD instruction is therefore provided for the QnACPU to convert the BIN data to BCD data. A program which converts BIN data to BCD data can be created at the sequence program in order to display the output data in a manner identical to decimal data.




Fig.3.10 Digital Display of Data from QnACPU

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.4.1 BIN (Binary Code)

(1) Binary code

In binary code, numeric values are expressed by numerals "0" (OFF) and "1" (ON) numerals. When counting in the decimal system, a carry to the "tens" column occurs following 9 (8-9-10). In the binary system, this carry occurs following 1 (0-1-10). The binary "10" therefore represents the decimal "2". Binary values and their respective decimal values are shown in Fig.3.2 below.

Table 3.2 Binary and Decimal Numeric Value Comparison

DEC (Decimal)	BIN (Binary)	
0	0000	
1	0001	
2	0010	Carry
3	0011	
4	0100	Carry
5	0101	
6	0110	
7	0111	
8	1000	Carry
9	1001	
10	1010	
11	1011	

(2) Binary numeric expression

QnACPU registers (data registers, link registers, etc.) consist of 16 bits, with a "2ⁿ" value is allocated to each of the register bits. The most significant bit (initial bit) is used to discriminate between "positive" and "negative".

1. When most significant bit is "0"...Positive
2. When most significant bit is "1"...Negative

The numeric expressions for the QnACPU registers are shown in Fig.3.11 below.




Fig.3.11 Numeric Expressions for QnACPU Registers

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

(a) Usable numeric data for QnACPU

As shown in Fig.3.11, the numeric expression range is -32768 to 32767. Therefore, numeric data within this range can be stored in the QnACPU registers.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.4.2 HEX (Hexadecimal)

(1) Hexadecimal notation

In the hexadecimal system, 4 bits of binary data are expressed by 1 digit. 4 bits of binary data can express 16 values (0-15).

In the hexadecimal system, values from 0 to 15 are expressed by 1 digit. This is accomplished by using alphabetic characters following "9", with a carry occurring after "F", as follows:

A comparison of binary, hexadecimal, and decimal numeric expressions is shown in Table 3.3 below.

Table 3.3 Comparison of BIN, HEX, & DEC Numeric Expressions

DEC (Decimal)	HEX (Hexadecimal)	BIN (Binary)
0	0	0
1	1	1
2	2	10
3	3	11
.	.	.
.	.	.
.	.	.
9	9	1001
10	A	1010
11	B	1011
12	C	1100
13	D	1101
14	E	1110
15	F	1111
16	10	1 0000
17	11	1 0001
.	.	.
.	.	.
.	.	.
47	2F	10, 1111

← Carry

(2) Hexadecimal numeric expression

QnACPU registers (data registers, link registers, etc.) consist of 16 bits. Therefore, as expressed in hexadecimal code, the numeric value range which can be stored is 0 to FFFF_H.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.4.3 BCD (Binary Coded Decimal)

(1) BCD notation

BCD numeric expressions are binary expressions with a carry format identical to that of the decimal system.

As with the hexadecimal system, BCD expressions are the equivalent of 4 binary bits, although the BCD system does not use the A-F alphabetic characters.

A comparison of binary, BCD, and decimal numeric expressions is shown in Table 3.4 below.

Table 3.4 Comparison of Binary, BCD, and Decimal Numeric Expressions

DEC (Decimal)	BIN (Binary)	BCD (Binary Coded Decimal)
0	0	0
1	1	1
2	10	10
3	11	11
4	100	100
5	101	101
6	110	110
7	111	111
8	1000	1000
9	1001	1001
10	1010	1 0000
11	1011	1 0001
12	1100	1 0010

 Carry

- (2) QnACPU registers (data registers, link registers, etc.) consist of 16 bits. Therefore, as expressed in BCD code, the range of numeric values to be stored is 0-9999.

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.4.4 Real numbers

(1) Real numbers

Real numbers are single precision floating decimal point data.


(2) Internal expression of floating decimal point data

The QnACPU's internal expression of received floating decimal point real number data is explained below.

Floating decimal point data is expressed as shown below, using 2 word devices.

$$1. [\text{Mantissa}] \times 2^{(\text{characteristic})}$$

The bit configuration used for internal expression of floating decimal point data is shown and explained below.



- **Mantissa code:** The mantissa code is expressed at b31 as follows.
0: Positive
1: Negative
- **Characteristic:** The "n" of "2ⁿ" is expressed in various ways at b23-b30, depending on the b23-b30 BIN value.

b23 - b30	FFH	FEH	FDH		81H	80H	7FH	7EH		02H	01H	00H
n	Not used	127	126		2	1	0	-1		-125	-126	Not used

- **Mantissa:** For a binary value of 1.XXXXXX..., the "XXXXXX" portion of the value is expressed at b0-b22 (23 bits).

POINTS

- The monitor function for peripheral devices permits monitoring the data on floating decimal point of the QnACPU.
- For a "0" value, "0" will be indicated at all the b0-b31 bits.

MELSEC-QnA

3. SEQUENCE PROGRAM CONFIGURATION & EXECUTION CONDITIONS

MELSEC-QnA

3.5 Character String Data

(1) Character String Data

The QnACPU uses ASCII code data.

(2) ASCII code character strings

ASCII code character strings are shown in the Table below. "00H" (NUL code) is used at the end of a character string.

								0	0	0	0	0	0	0	0	0	0
								0	0	0	0	1	1	1	1		
								0	0	1	1	0	0	1	1		
								0	1	0	1	0	1	0	1		
b8	b7	b6	b5	b4	b3	b2	b1	Column Row	0	1	2	3	4	5	6	7	
				0	0	0	0	0	NUL		(SP)	0	@	P	'	p	
				0	0	0	1	1			!	1	A	Q	a	q	
				0	0	1	0	2			"	2	B	R	b	r	
				0	0	1	1	3			#	3	C	S	c	s	
				0	1	0	0	4			\$	4	D	T	d	t	
				0	1	0	1	5			%	5	E	U	e	u	
				0	1	1	0	6			&	6	F	V	f	v	
				0	1	1	1	7			'	7	G	W	g	w	
				1	0	0	0	8			(8	H	X	h	x	
				1	0	0	1	9)	9	I	Y	i	y	
				1	0	1	0	A			*	:	J	Z	j	z	
				1	0	1	1	B			+	;	K	[k	{	
				1	1	0	0	C			,	<	L	\	l		
				1	1	0	1	D			-	=	M]	m	}	
				1	1	1	0	E			.	>	N	^	n	~	
				1	1	1	1	F			/	?	O	_	o		

4. DEVICES

4.1 Device List

4.1.1 Device list

The names and data ranges of devices which can be used in the QnACPU are shown in Table 4.1 below.

Table 4.1 Device List

Class	Type	Device Name	Default Values		Parameter Designated Setting Range	Reference Section
			Number of Points	Range Used		
Internal user devices	Bit devices	Input	8192 points	X0 to X1FFF	Fixed	4.2.1
		Output	8192 points	Y0 to Y1FFF		4.2.2
		Internal relay	8192 points	M0 to M8191	Change possible for 28 k words or less. *	4.2.3
		Latch relay	8192 points	L0 to L8191		4.2.4
		Annunciator	2048 points	F0 to F2047		4.2.5
		Edge relay	2048 points	V0 to V2047		4.2.6
		Step relay ^{*3}	8192 points	S0 to S511 per block		4.2.9
		Link special relay ^{*3}	2048 points	SB0 to SB7FF		4.2.8
		Link relay	8192 points	B0 to B1FFF		4.2.7
	Word devices	Timer ^{*1}	2048 points	T0 to T2047		4.2.10
		Retentive timer ^{*1}	0 points	(ST0 to ST2047)		
		Counter ^{*1}	1024 points	C0 to C1023		4.2.11
		Data register	12288 points	D0 to D12287		4.2.12
		Link register	8192 points	W0 to W1FFF		4.2.13
		Link special register ^{*3}	2048 points	SW0 to SW7FF		4.3.14
Internal system devices	Bit devices	Function input	5 points	FX0 to FX4	Impossible	4.3.1
		Function output	5 points	FY0 to FY4		4.3.1
		Special relay	2048 points	SM0 to SM2047		4.3.2
	Word devices	Function register	5 points	FD0 to FD4		4.3.1
		Special register	2048 points	SD0 to SD2047		4.3.3
Link direct devices	Bit device	Link input	8192 points	Jn\X0 to Jn\X1FFF	Impossible	4.4
		Link output	8192 points	Jn\Y0 to Jn\Y1FFF		
		Link relay	8192 points	Jn\B0 to Jn\B1FFF		
		Link special relay	512 points	Jn\SB0 to Jn\SB1FF		
	Word device	Link register	8192 points	Jn\W0 to Jn\W1FFF		
		Link special register	512 points	Jn\SW0 to Jn\SW1FF		
Special function module device	Word device	Buffer register	16384 points	Un\G0 to Un\G16383	Impossible	4.5

Class	Type	Device Name	Default Values		Parameter Designated Setting Range	Reference Section
			Number of Points	Range Used		
Index register	Word device	Index register	16 points	Z0 to Z15	Impossible	4.6
File register	Word device	File register	0 points	—	0 to 1024 k points (1 k units)	4.7
Nesting	—	Nesting	15 points	N0 to N14	Impossible	4.8
Pointers	—	Pointer	4096 points	P0 to P4095	Impossible	4.9
		Interrupt pointer	48 points	I0 to I47		4.10
Other	Bit devices	SFC block	320 points	BL0 to BL319	Impossible	4.11.1
		SFC transition device	512 points	TR0 to TR511		4.11.2
	—	Network No.	256 points	J1 to J255		4.11.3
		I/O No.		U0 to UFF		4.11.4
Constants	—	Decimal constants	K-2147483648-K2147483647			4.12.1
		Hexadecimal constants	H0 to HFFFFFFF			4.12.1
		Real number constants	E ± 1.17549-38 to E ± 3.40282+38			4.12.3
		Character string constants	"ABC", "123"			4.12.4

REMARKS

- 1) *1: For the timer, retentive timer, and counter, bit devices are used for the "number of points" and the "coil", and the word device is used for the "present value".
- 2) *2: The actual number of usable points varies according to the special module. For details regarding the buffer memory's "number of points", refer to the Special Function Module Manual.
- 3) *3: Inputs, outputs, step relays, link special relays, link special registers remain at their default values, which cannot be changed.

4.1.2 Setting units in the internal user device

For all QnACPU internal user devices other than the input (X), output (Y), and step relay (S) devices, the number of points used can be changed within a 28.8 k word range by the "device setting" parameters. The items to consider when making such changes are discussed below.

(1) Setting range

- (a) The number of device points is designated in 16-point unit.
- (b) A maximum of 32 k points can be designated for one type of device. The maximum total number of points for the internal relay, latch relay, annunciator, edge relay, link relay, timer, retentive timer, and counter, is 64 k points. 1 point is calculated as 2 points (1 for coil, 1 for contact) for the timer, retentive timer, and counter.

(2) Memory size (Bit device size)

(a) For bit devices:

For bit devices, 16 points are calculated as 1 word.

$$(\text{Word device size}) = \frac{(\text{M+L+F+B+SB total number of points})}{16} (\text{Word})$$

(b) For timer (T) retentive timer (ST), and Counter (C):

For the timer, retentive timer, and counter, 16 points are calculated as 18 words.

$$(\text{Timer, retentive, counter size}) = \frac{(\text{T,ST,C total number of points})}{16} \times 18 (\text{Words})$$

(c) For word devices:

For data registers (D), link registers (W), and special link registers (SW), 16 points are calculated as 16 words.

$$(\text{Word device size}) = \frac{(\text{D,W,SW total number of points})}{16} \times 16 (\text{Words})$$

[Device setting screen]

(Device Setting)				Label :			
Device	Sym	Rad	Devices	Enable C/L Key	Disable C/L Key		
Input Relay	X	16	8K				
Output Relay	Y	16	8K				
Internal Relay	M	18	[8K]	[]	[]	[]	[]
Latch Relay	L	18	[8K]	[]	[]	[]	[]
Link Relay	B	16	[8K]	[]	[]	[]	[]
Annunciator	P	18	[2K]	[]	[]	[]	[]
Link Sp Relay	SB	16	[2K]	[]	[]	[]	[]
Edge Relay	U	18	[2K]	[]	[]	[]	[]
Stop Relay	S	18	[8K]	[]	[]	[]	[]
Timer	T	18	[2K]	[]	[]	[]	[]
Retentive Timer	ST	18	[8K]	[]	[]	[]	[]
Counter	C	18	[1K]	[]	[]	[]	[]
Data Register	D	18	[12K]	[]	[]	[]	[]
Link Register	W	16	[8K]	[]	[]	[]	[]
Link Sp Reg	SW	16	[2K]	[]	[]	[]	[]
Devices Total (28.8)K Word				F3: Latch->LocalDev-> Esc:Close			

Default values

"Number of points" can be changed at devices where a "number of points" value is shown in brackets.

4.2 Internal User Devices

Internal user devices can be used for various user applications.

The "number of usable points" setting is designated in advance (default value) for internal user devices. However, this setting can be changed within a 28.8k word range by a peripheral device parameter setting.

(See Section 4.1 for details regarding the internal user device default value and the setting range which can be designated by parameter setting)

POINT

- (1) When an internal user device's "number of usable points" setting is changed, files which were created under the previous setting cannot be used as they are. In order to use these files, the following operation is required after changing the "number of usable points" setting:


- The sequence program
- The SFC program

The sequence program and SFC program must be read from the QnACPU to the peripheral device, and then they must be written back to the QnACPU again.

4.2.1 Inputs (X)

(1) Definition

- (a) Inputs are commands or data transmitted to the QnACPU from a peripheral device by push-button switches, selector switches, limit switches, digital switches, etc.



- (b) The input point is the Xn virtual relay inside the QnACPU, with the program using the Xn's N/O contact or N/C contact.




Fig.4.1 Inputs (X)

- (c) There are no restrictions regarding the number of Xn N/O contacts and N/C contacts used in a program.




Fig.4.2 Input (x) Used in Program

(2) Reading the inputs

- (a) There are 2 types of input: "refresh inputs" and "direct access inputs".

1) Refresh inputs are ON/OFF data read from the input module using the refresh mode. *1
These inputs are indicated as "X□" in the sequence program.
For example, a "100" input becomes "X100".

2) Direct access inputs are ON/OFF data read from the input module using the direct mode. *2
These inputs are indicated as "DX□" in the sequence program.
For example, a "100" input becomes "DX100".

- (b) The same input number can be designated for a refresh input and a direct access input.
If used as a refresh input after being used as a direct access input, operation will be based on the ON/OFF data read at the direct access input.




Fig.4.3 Refresh Input & Direct Access Input

REMARKS

- 1) *1: See Section 3.3.1 for details regarding the refresh mode.
2) *2: See Section 3.3.2 for details regarding the direct mode.

POINT

(1) Direct access inputs can only be used in one point units.

They cannot be specified with digit designation.

- LD DX0 ————— Can be used
- MOV K4DX0 D0 ————— Cannot be used

Digit designation for direct access inputs is not possible.

(c) Differences between refresh inputs & direct access inputs

With direct access inputs, the input module is directly accessed by the executed instruction, and the processing speed is therefore slower than that for refresh inputs.

Moreover, direct access inputs can only be used for inputs used with the input module and special function module (modules installed at base unit and extension base unit). The refresh and direct input differences are shown in Table 4.2 below.


Table 4.2 Differences between Refresh Inputs & Direct Access Inputs

Item	Refresh Input	Direct Access Input
Processing speed	0.075 to 0.2 μ s	Approx. 10 μ s
Input module installed at base/extension base unit	Usable	Usable
Inputs of special function module installed at base/extension base unit		
Inputs of I/O link module installed at base/extension base unit		
Inputs used at MELSECNET/10 network system	Usable	Unusable
Inputs used at MELSECNET (II/B) data link		
Inputs used at MELSECNET/MINI-S3 link		

4.2.2 Outputs (Y)

(1) Definition

- (a) Outputs are program control results which are output to external destinations (solenoid, electromagnetic switch, signal lamp, digital display, etc.).



- (b) Outputs occur at one N/O contact or its equivalent.

- (c) There are no restrictions regarding the number of output Yn N/O contacts and N/C contacts used in a program.





Fig.4.4 Output (Y) Operation

- (2) Using outputs as internal relays (M)
"Y" inputs corresponding to vacant slots and slots where input modules are installed can serve as internal relays (M).



(3) Output method

(a) There are 2 types of output: "refresh outputs" and "direct access outputs".

1) Refresh outputs are ON/OFF data which is output to the output module using the refresh mode. *1

These outputs are indicated as "Y□" in the sequence program. For example, a "100" input becomes "Y100".

2) Direct access outputs are ON/OFF data which is output to the output module using the direct mode. *2

These outputs are indicated as "DY□" in the sequence program. For example, a "100" input becomes "DY100".

(b) Differences between refresh outputs & direct access outputs

With direct access outputs, the output module is directly accessed by executing an instruction, and the processing speed is therefore slower than that for refresh outputs.

Moreover, direct access outputs can only be used for outputs used with the output module and special function module (modules installed at base unit and extension base unit). The refresh and direct output differences are shown in Table 4.3 below.

Table 4.3 Differences between Refresh Outputs & Direct Access Outputs

Item	Refresh Output	Direct Access Output
Processing speed	0.075 to 0.02 μ s	Approx. 10 μ s
Output module installed at base/extension base unit	Usable	Usable
Outputs of special function module installed at base/extension base unit		
Outputs of I/O link module installed at base/extension base unit		
Outputs used at MELSECNET/10 network system	Usable	Unusable
Outputs used at MELSECNET (II/B) data link		
Outputs used at MELSECNET/MINI-S3 link		

REMARKS

1) *1: See Section 3.3.1 for details regarding the refresh mode.

2) *2: See Section 3.3.2 for details regarding the direct mode.

POINT

(1) Direct access outputs can only be used in one point units.
They cannot be specified with digit designation.

- OUT DY10 → Can be used
- MOV D0 K4Y10 → Cannot be used

Digit designation for direct access
outputs is not possible.

4.2.3 Internal relays (M)

(1) Definition

- (a) Internal relays are auxiliary relays which cannot be latched by the programmable controller's internal latch (memory backup).

All internal relays are switched OFF at the following times:

- When power is switched from OFF to ON.
- When a QnACPU reset occurs.
- When a QnACPU latch clear operation is executed.

- (b) There are no restrictions regarding the number of contacts (N/O contacts, N/C contacts) used in the program.




Fig.4.5 Internal Relay

(2) Procedure for external outputs

- (a) Outputs (Y) are used to output sequence program operation results to an external destination.
- (b) Link relays (B) are used to output ON/OFF information from MELSECNET/10 to another station.

REMARK

- 1) Latch relays (L) should be used when a latch (memory backup) is required. See Section 4.2.4 for details regarding latch relays.

4.2.4 Latch relays (L)

(1) Definition

- (a) Latch relays are auxiliary relays which can be latched by the programmable controller's internal latch (memory backup). Latch relay operation results (ON/OFF information) are saved even in the following cases:
- When power is switched from OFF to ON.
 - When a QnACPU reset occurs.
- The latch is backed up by the QnACPU battery.
- (b) Latch relays can be switched OFF by the RUN/STOP key at the QnACPU. However, a latch relay cannot be switched OFF by RUN/STOP key operation if latch clear has been made ineffective for that latch relay in the device settings parameters. For details regarding the setting for making latch clear ineffective, refer to the User's Manual of the CPU module used.
- (c) There are no restrictions regarding the number of contacts (N/O contacts, N/C contacts) used in the program.




Fig.4.6 Latch Relay

(2) Procedure for external outputs

- (a) Outputs (Y) are used to output sequence program operation results to an external destination.
- (b) Link relays (B) are used to output ON/OFF information from MELSECNET/10 to another station.

REMARK

- 1) Internal relays (M) should be used when a latch (memory backup) is not required. See Section 4.2.3 for details regarding internal relays.

4.2.5 Annunciators (F)


(1) Definition

- (a) Annunciators are devices used by the user in fault detection programs.
- (b) When annunciators switch ON, a special relay switches ON, and the Nos. and quantity of annunciators which switched ON are stored at the special registers.
- Special relay : SM62 Switches ON if even one annunciator switches ON.
 - Special register : SD62 No. of first annunciator which switched ON is stored here.
 - : SD63 The number (quantity) of annunciators which are ON is stored here.
 - : SD64 to SD79 ... Annunciator Nos. are stored in the order in which they switched ON.
(The same annunciator No. is stored at SD62 and SD64.)
- The annunciator No. stored at SD62 is also registered in the "fault history area".
- (c) The use of annunciators in the fault detection program permits the user to check for the presence/absence of fault and to check the fault content (annunciator No.), by monitoring the special relay and special registers.

Example

The program which outputs the No. of the ON annunciator (F5) is shown below.

(Fault detection program)



(2) Annunciator ON procedure

(a) Annunciator ON procedure Annunciator operation can be controlled by the SET F₀ and OUT F₀ instructions.

- 1) The SET F0 instruction switches the annunciator ON at the leading edge (OFF→ON) of the input condition, and keeps the annunciator ON when the input condition switches OFF. In cases where many annunciators are used, the OUT F0 instruction can be used to speed up the scan time.
- 2) Although the OUT F0 instruction can switch the annunciator ON and OFF according to the input condition ON/OFF operation, it is executed in each scan.

POINT


- (1) If switched ON by any method other than the SET F₀ and OUT F₀ instructions, the annunciator functions in the same way as the internal relay.

(Does not switch ON at SM62, and annunciator Nos. are not stored at SD62, SD64 to SD79.)

Moreover, even if an annunciator is switched OFF by the OUT F instruction, the special relay and special register content is not changed. Therefore, an RST F instruction or LEDR instruction is required. (See item (3) below, "annunciator OFF procedure & processing content")

(b) Processing at annunciator ON

- 1) Data stored at special registers (SD62 to SD79)
 - a) Nos. of annunciators which switched ON are stored in order at SD64 to SD79.
 - b) The annunciator No. which was stored at SD64 is stored at SD62.
 - c) "1" is added to the SD63 value.



2) Processing at QnACPU

a) Q2ACPU(-S1), "USER" LED at CPU front is ON.
Q2AS(H)CPU(-S1)

b) Q3ACPU, Q4ACPU, . . . The annunciator No. stored at SD62
Q4ARCPU is displayed on the LED display
(CPU front).

(3) Annunciator OFF procedure & processing content

(a) Annunciator OFF procedure

An annunciator can be switched OFF by the RST F₀ and LEDR instructions.

1) An annunciator No. which has been switched ON by the SET F₀ instruction can be switched OFF by the RST F₀ instruction.


2) The LEDR instruction is used to switch OFF the annunciator Nos. stored at SD62 and SD64.

3) An annunciator No. which has been switched ON by the OUT F₀ instruction is switched OFF when the OUT F₀ instruction is switched OFF.


However, if an annunciator is switched OFF by the OUT F₀ instruction, the "processing at annunciator OFF" (item (b) below) does not occur.

Execute the RST F₀ and LEDR instructions after the annunciator has been switched OFF by the OUT F₀ instruction.

1) To switch OFF only the annunciators stored at SD62 and SD64:



2) To switch OFF all annunciators which are ON:




REMARK


- 1) The BKRST instruction can be used to switch OFF a specified annunciator No. range.
For details regarding the BKRST instruction, refer to the QnACPU Programming Manual (Common Instructions).

(b) Processing at annunciator OFF

- 1) Special register (SD62 to SD79) data operation at LEDR instruction
 - a) Annunciator No. stored at SD64 is deleted, and annunciator Nos. stored at subsequent registers (SD65 to SD79) are moved up to fill the vacant space.
 - b) The annunciator No. stored at SD64 is stored at SD62.
 - c) "1" is subtracted from the SD63 value.
 - d) If the SD63 value is "0", SM62 is switched OFF.



- 2) Special register (SD62 to SD79) data operation at RST F□ instruction, and when an annunciator is switched OFF by the OUT F□ instruction
 - a) The annunciator No. which was switched OFF is deleted, and all subsequent annunciator Nos. are moved up to fill the vacant space.
 - b) If the annunciator No. stored at SD64 was switched OFF, the new annunciator No. which is stored at SD64 is stored at SD62.
 - c) "1" is subtracted from the SD63 value.
 - d) If the SD63 value is "0", SM62 is switched OFF.



3) Processing at QnACPU

- a) Q2ACPU(-S1), Q2AS(H)CPU(-S1)
 - If all SD64 to SD79 annunciator Nos. are switched OFF, the "USER LED" (at CPU front) switches OFF.
- b) Q3ACPU, Q4ACPU, Q4ARCPU
 - If the displayed annunciator number. (CPU front LED display) is switched OFF, the new annunciator No. stored at SD62 is displayed.
 - If an annunciator No. other than that displayed is switched OFF, the displayed No. will not change.
 - If all the SD64 to SD79 annunciator Nos. are switched OFF, the LED display will switch OFF.


POINT

- (1) If the RST F: or LEDR instruction is not executed after switching an annunciator OFF by the OUT F: instruction, the "processing at annunciator OFF" (see(b) above) will not occur.

4.2.6 Edge relay (V)

(1) Definition

- (a) An edge relay is a device which stores the operation results (ON/OFF information) from the beginning of the ladder block. Edge relays can only be used at contacts, and cannot be used as coils.




- (b) The same edge relay number cannot be used twice in programs executed by the QnACPU.


(2) Edge relay applications

Edge relays are used for detecting the leading edge (OFF→ON) in programs configured using index qualification.

[Ladder example]



[Timing chart]




REMARK

- 1) *1: The ON/OFF information for X0Z1 is stored at the V0Z1 edge relay.
For example, the X0 ON/OFF information is stored at V0, and the X1 ON/OFF information is stored at V1.

4.2.7 Link relays (B)

(1) Definition

- (a) A link relay is the QnACPU relay used to refresh the QnACPU from the MELSECNET data link module and MELSECNET/10 network module's link relay (LB).



Internal relays or latch relays can be used for data ranges not used by the MELSECNET data link system and MELSECNET/10 network system.

- Range where no link relay latch occurs...Internal relay
- Range where link relay latch occurs.....Latch relay

- (b) There are no restrictions regarding the number of contacts (N/O contacts, N/C contacts) used in the program.




Fig.4.5 Link Relay

(2) Using link relays in the MELSECNET/10 network system

- (a) If link relays are used at the MELSECNET/10 network system, the host station's ON/OFF information can be read to another station for use there. Use of link relays in the MELSECNET/10 network system permits the transfer of ON/OFF information between the control station and a normal station, and between normal stations.
- (b) In order to use link relays in the MELSECNET/10 network system, a network parameter setting is required at the control station. Link relays for which no network parameter setting has been designated can be used as internal relays or latch relays.

- (3) Use in a MELSECNET data link system.
 - (a) When link relays are used with a MELSECNET data link system, the ON/OFF statuses at the host station can be read and used at other stations.
Link relays enable the exchange of ON/OFF information between a master station and local station of a MELSECNET data link system, or between local stations.
 - (b) To allow use in a MELSECNET data link system, link parameters must be set at the master station.
Link relays that are not set in the link parameters can be used as substitutes for internal relays.

REMARKS

- 1) For details regarding the network parameters, refer to the For QnA/Q4AR MELSECNET/10 Network System Reference Manual.
- 2) For details regarding link parameters, refer to the MELSECNET & MELSECNET/B Data Link System Reference Manual.

4.2.8 Special link relays (SB)

(1) Definition

- (a) Special link relays (SB) are used to transmit ON/OFF data between the MELSECNET/10 network module and the user program.
- (b) Because special link relays are switched ON and OFF in accordance with various problems which may occur during a data link, they serve as a tool for identifying data link problems.

(2) Number of special link relay points

There are 2048 special link relay points (SB0 to SB7FF) for each MELSECNET/10 network module. As shown below, the default "number of points" setting for QnACPU special link relays is 512 points per module.

S80 to SB1FF	For 1st network module
SB200 to SB3FF	For 2nd network module
SB400 to SB5FF	For 3rd network module
SB600 to SB7FF	For 4th network module

REMARK

- 1) For details regarding special link relays used at the QnACPU, refer to the QnACPU Programming Manual (Common Instructions).

4.2.9 Step relays (S)

A step relay is an SFC program device. For details regarding procedures for using step relays, refer to the QnACPU Programming Manual (SFC).

POINT

Because the step relay is an SFC program dedicated device, it cannot be used as an internal relay in the sequence program. If used in this manner, an SFC error will occur, and system operation will be stopped (system down).

4.2.10 Timers (T)


QnACPU timers are "forward timer" types, with the time measurement beginning when the coil switches ON, and ending (time out) when the present value matches the setting value. The contact is switched ON when a "time out" occurs. There are 3 timer types: low-speed timers, high-speed timers, and retentive timers.

Low-speed timers


(1) Definition

- (a) Low-speed timers are timers which are only operative while the coil is ON.
- (b) The time measurement begins when the timer's coil switches ON, and the contact switches ON when a "time-out" occurs. When the timer's coil switches OFF, the present value becomes "0", and the contact switches OFF.

[Ladder example]



[Time chart]



(2) Measurement units

- (a) The default time measurement units setting for low-speed timers is 100 ms.
- (b) The time measurement units setting can be designated in 10 ms units within a 10ms to 1000 ms range. This setting is designated in the "PC system settings" parameters.


High-speed timers

(1) Definition


- (a) High-speed timers are timers which are only operative while the coil is ON.

- (b) The time measurement begins when the timer's coil switches ON, and the contact switches ON when a "time-out" occurs. When the timer's coil switches OFF, the present value becomes "0", and the contact switches OFF.

[Ladder example]



[Time chart]



(2) Measurement units


- (a) The default time measurement units setting for high-speed timers is 10 ms.
- (b) The time measurement units setting can be designated in 1ms units within a 1 ms to 100 ms range. This setting is designated in the PC system settings parameters. *

Retentive timers


(1) Definition

- (a) Retentive timers measure the "coil ON" time.
- (b) The measurement begins when the timer coil switches ON, and the contact switches ON when a time-out (coil OFF) occurs. Even when the timer coil is OFF, the present value and the contact ON/OFF status are saved. When the coil is switched ON again, the time measurement resumes from the present value which was saved.
- (c) There are 2 retentive timer types: low-speed retentive timer, and high-speed retentive timer.
- (d) The RST T instruction is used to clear (reset) the present value and switch the contact OFF.

[Ladder example]



[Time chart]



(2) Measurement units

- (a) The measurement units settings for retentive timers are the same those for low-speed timers and high-speed timers.
- Low-speed retentive timer : Same as low-speed timer
 - High-speed retentive timer: Same as high-speed timer


REMARKS

- 1) *: In order to use retentive timers, a retentive timer "number of points used" setting must be designated in the PC device settings parameters.


Timer Processing & accuracy

- (a) When an OUT T₀ instruction is executed, the following processing occurs: timer coil ON/OFF, present value update & contact ON/OFF processing. Timer present value update and contact ON/OFF processing do not occur at END processing.

[Ladder example]




[Processing at OUT T₀ instruction]




- (b) When the OUT T₀ instruction is executed, the present value is added to the scan time measured at the END instruction. If the timer coil is OFF when the OUT T₀ instruction is executed, the present value is not updated.

[Ladder example]



[Present value update timing]




- (c) The timer response accuracy from the point when input (X) reading occurs, until the point when the output occurs is +2 scans.

Precautions when using timers


The following are a few precautions regarding timer use.

- (a) A given timer cannot be designated (by OUT T_n) more than once in a single scan. If it is, the timer's present value will be updated at each OUT T_n instruction, resulting in a meaningless measurement.



- (b) When a timer (for example, T1) coil is ON, the OUT T1 instruction cannot be skipped using a CJ instruction, etc. If the OUT T_n instruction is skipped, the timer's present value will not be updated.
- (c) Timers cannot be used in interrupt programs.
- (d) If the timer set value is "0", the contact goes ON when the OUT T_n instruction is executed.


- (e) If the setting value changes to a value which is higher than the present value following a timer "time-out", the "time-out" status will remain in effect, and timer operation will not occur.
- (f) If a timer is used at a low-speed execution program, the present value will be added to the low-speed scan time when the OUT T:: instruction is executed.
- (g) If two timers are used, the ON/OFF ladders should be created as shown below.




- (h) When creating a program in which a timer contact is used as the trigger for counting by a different timer, write the program starting from the counter that counts later.
- In the cases below, if programming is done in the same order in which the timers count, all the timers will be ON in the same scan.
- When a high-speed timer is used with a set value shorter than the scan time
 - When a low-speed timer is used with a set value of "1"

Example

- When timers T0 to T2 are programmed in the reverse of the order in which they start counting:



- When timers T0 to T2 are programmed in the order in which they start counting.



4.2.11 Counters (C)

QnACPU counters are "up counter" types, with the contact being switched ON when the count value equals the setting value (count-out condition). There are two counter types: counters which count the number of input condition start-ups (leading edges) in sequence programs, and counters which count the number of interrupt factor occurrences.

POINT

When an OUT C instruction is executed, the following counter processing occurs: coil ON/OFF, present value update (count value + 1), and contact ON/OFF. Counter present value update and contact ON/OFF processing do not occur at END processing.

Counter (input condition/leading edge counter)

(1) Definition

A counter is a device which counts the number of input condition leading edges in sequence programs.


(2) Count processing

- (a) When an OUT C instruction is executed, the following counter processing occurs: coil ON/OFF, present value update (count value + 1), and contact ON/OFF. Counter present value update and contact ON/OFF processing do not occur at END processing.

[Ladder example]




[Processing at OUT C0 instruction (X0: OFF-ON)]




- (b) The present value update (count value + 1) occurs at the leading edge (OFF → ON) of the OUT C instruction. The present value is not updated in the following OUT C instruction statuses: OFF, ON → ON, ON → OFF


[Ladder example]



[Present value update timing]



- (c) Multiple counters can be used within a single scan to achieve the maximum counting speed.
In such cases, the direct access input (DX[]) method should be used for the counter input signals. *1




(3) Resetting the counter

- (a) Counter present values are not cleared even if the OUT C instruction switches OFF. Use the RST C[] instruction to clear the counter's present value and switch the contact OFF.
(b) The count value is cleared and the contact is switched OFF at the point when the RST C[] instruction is executed.

[Ladder example]



[Present value update timing]



(4) Maximum counting speed

The counter can count only when the input condition ON/OFF time is longer than the execution interval of the corresponding OUT C[] instruction.

The maximum counting speed is calculated by the following formula:

$$\text{Maximum counting speed (Cmax)} = \frac{n}{100} \times \frac{1}{t} \quad [\text{times/sec}]$$

n : Duty (%) *2

t : Execution interval or OUT C[] instruction

(3) Setting the interrupt counter


- (a) In order to use interrupt counters, at first interrupt counter No. setting must be designated in the PC system settings parameters. 48 points are then allocated for interrupt counters, beginning from the "first counter No." which is designated.

["PC system settings" screen]

PC System Settings		Label :
1. Input Interval	1. Slow I 100ms 2. Fast I 10ms	5. Common Pointer # from ()
2. RUN-PAUSE Contact	RUN HI 1 PAUSE HI 1	6. General Data Process I Unit/try
3. Allow Remote Reset	1.(=) Yes 2.() No	7. # of Free Slots < 16 >
4. Output at STOP->RUN	1.(=) Prior to Calc 2.() After one Scan	8. System Interrupt
		1. 1st Interrupt Counter CI 1
		2. 128 Const Interval 100ms
		3. 128 Const Interval 40ms
		4. 136 Const Interval 28ms
		5. 131 Const Interval 10ms
[Execute(Y)] [Cancel(N)]		

First interrupt counter No. is designated here.

If C300 is designated as the first interrupt counter No., numbers C300-C347 will be allocated for interrupt counters.



- (b) In order to use an interrupt counter, an "interruption permitted" status must be established at the main routine program.

(4) Precautions

- (a) One interrupt pointer is insufficient to execute interrupt counter and interrupt program operation. Moreover, an interrupt program cannot be executed by an interrupt pointer designated for an interrupt counter.
- (b) If the processing items shown below are in progress when an interruption occurs, the counting operation will be delayed until processing of these items is completed.
Even if the same interruption occurs again while processing of these items is in process, only one interruption will be counted.
- During execution of sequence program instructions
 - During general data processing in END processing
 - During interrupt program execution

- (c) The maximum counting speed of the interrupt timer is determined by the longest processing time of the items shown below.
- Instruction with the longest processing time among the instructions used in the program
 - General data processing time at END processing ...Max. 2 ms
 - Interrupt program processing time

$$\text{Maximum counting speed} = \frac{1}{[\text{Longest processing time} + \text{of the above 3 times}] + [500 \mu\text{sec} \times \text{number of interrupt counter points}]} \quad [\text{PPS}]$$


[Example]

- Longest instruction processing time ... 0.3 ms
- Interrupt program None
- Number of interrupt counter points 2

Since here the END processing time of 2 ms (0.002 sec) is the highest value:

$$\text{Max. counting speed} = \frac{1}{0.002 + 0.0005 \times 2} \approx 333 \quad [\text{PPS}]$$

Based on this maximum counting speed, the input pulse signal must be as follows:




- (d) The use of too many interrupt counters will increase the sequence program processing time, and may cause a "WDT ERROR". If this occurs, either reduce the number of interrupt counters, or reduce the counting speed for the input pulse signal.
- (e) The interrupt counter's count value can be reset by using the RST C_n instruction in the sequence program prior to the FEND instruction.
- (f) The interrupt counter's count value can be read out by using the sequence program MOV instruction.

4.2.12 Data registers (D)


(1) Definition

- (a) Data registers are memory devices which store numeric data (-32768 to 32767, or 0000H to FFFFH) in the QnACPU.
- (b) Data registers consist of 16 bits per point, with reading and writing executed in 16-bit units.



- (c) If the data registers are used for 32-bit instructions, the data will be stored in registers Dn and Dn + 1. The lower 16 bits of data are stored at the data register No. (Dn) designated in the sequence program, and the higher 16 bits of data are stored in the designated register No. + 1 (Dn + 1).

For example, if register D12 is designated in the DMOV instruction, the lower 16 bits are stored in D12, and the upper 16 bits are stored in D13.




- (d) Data stored by the sequence program is maintained until another data save operation occurs.

4.2.13 Link registers (W)

(1) Definition


- (a) A link register is the QnACPU memory used to refresh the QnACPU with data from the MELSECNET/10 network module and MELSECNET/10 network module link registers (LW).

Link registers are used to store numeric data (-32768 to 32767, or 0000H to FFFFH) at the QnACPU.




When used outside the MELSECNET data link system, MELSECNET/10 network system's range, link registers can serve as data registers.

- (b) Link registers consist of 16 bits per point, with reading and writing executed in 16-bit units.



- (c) If the link registers are used for 32-bit instructions, the data is stored in registers W_n and $W_n + 1$. The lower 16 bits of data are stored in the link register No. (W_n) designated in the sequence program, and the higher 16 bits of data are stored in the designated register No. $+ 1$ ($W_n + 1$).

For example, if register W12 is designated at the DMOV instruction, the lower 16 bits are stored in W12, and the upper 16 bits are stored in W13.



Processing object: W12, W13

W13	W12
Higher 16 bits	Lower 16 bits

- (d) Data stored by the sequence program is maintained until another data save operation occurs.
- (2) Using link registers in a MELSECNET/10 network system
- (a) If link registers are used in a MELSECNET/10 network system, the host station's numeric data can be read to another station for use there.
Use of link registers in the MELSECNET/10 network system permits the transfer of numeric data between the control station and a normal station, and between normal stations.
- (b) In order to use link registers in the MELSECNET/10 network system, network parameter settings must be made at the control station.
Link registers not set in the network parameter settings can be used as data registers.
- (3) Using link registers in MELSECNET data link systems
- (a) If link registers are used at the MELSECNET data link systems, the host station's numeric data can be read to another station for use there.
Use of link registers in a MELSECNET data link systems permits the transfer of numeric data between the master station and a local station, and between local stations.
- (b) In order to use link registers in the MELSECNET data link system, network parameter settings must be made at the control station.
Link registers not set in the network parameter settings can be used as data registers.

REMARKS

- (1) For details regarding network parameters, refer to the For QnA/Q4AR MELSECNET/10 network System Reference Manual.
- (2) For details regarding link parameters, refer to the MELSECNET & MELSECNET/B Data Link System Reference Manual.

4.2.14 Special link registers (SW)

(1) Definition

- (a) Special link registers are used to transfer data between the MELSECNET/10 network module and the user program.
- (b) Because the data link information is stored as numeric data, the special link registers serve as a tool for identifying the locations and causes of faults.

(2) Number of special link register points

There are 2048 special link register points (SW0 to SW7FF) used by MELSECNET/10 network modules. As shown below, the default "number of points" setting for QnACPU special link registers is 512 points per module.

Special link registers	
SW0 to SW1FF	For 1st network module
SW200 to SW3FF	For 2nd network module
SW400 to SW5FF	For 3rd network module
SW600 to SW7FF	For 4th network module

REMARK

- 1) For details regarding special link registers used in the QnACPU, refer to the QnACPU Programming Manual (Common Instructions).

4.3 Internal System Devices

Internal system devices are devices used for system operations. The allocations and sizes of internal system devices are fixed, and cannot be changed by the user.


4.3.1 Function devices (FX, FY, FD)

(1) Definition

- (a) Function devices are devices used in sub-routine programs with arguments to permit data transfers between the sub-routine program with argument, and the CALL source for that sub-routine.

Example:

If FX0 and FD1 are used at the sub-routine program, and if M0 and D0 are designated by the sub-routine CALL instruction, the M0 ON/OFF data is transferred to FX0, and the D0 data is transferred to FD1.



- (b) Because the function devices used for each sub-routine program CALL source can be set, the same sub-routine program can be used without regard to other sub-routine CALL sources.

(2) Types of function devices

There are 3 function device types: function input devices (FX), function output devices (FY), and function register devices (FD).

(a) Function input devices (FX)

- These devices are used to designate inputs of ON/OFF data to a sub-routine program.
- In the sub-routine program, these devices are used for reading and processing bit data designated by sub-routine with argument CALL instruction.
- All the QnACPU bit data designation devices can be used.

(b) Function output devices (FY)

- These devices are used to designate outputs of sub-routine program operation results (ON/OFF data) to the sub-routine program CALL source.
- At sub-routine programs with arguments, the operation results are stored at the designated device.
- All bit data designation devices except QnACPU inputs (X, DX) can be used.

REMARK

- 1) Function devices can only be monitored during execution of a subroutine program with an argument.
When monitoring function devices, designate a step number in the subroutine with argument for which the function device is used.

(c) Function registers

- These devices are used to designate data transfers between the sub-routine CALL source and the sub-routine program.
- The function register input/output condition is automatically determined by the QnACPU. If the sub-routine program data is the source data, the data is designated as sub-routine input data. If the sub-routine program data is the destination data, the data is designated as sub-routine output data.
- 1 point occupies 4 words.
- The QnACPU word data designation device can be used.

REMARK

- 1) For details on the use of function devices, see QnACPU Programming Manual (Common Instructions).

4.3.2 Special relays (SM)

(1) Definition

- (a) Special relays are QnACPU internal relays with fixed applications. They are used for ON/OFF data communications between the QnACPU system and the user program.

(2) Special relay classifications

Special relays are classified according to their applications, as shown below.

- (a) For fault diagnosis : SM0-SM199
- (b) System information: SM200-SM399
- (c) System clock/system counter : SM400-SM499
- (d) Scan information : SM500-SM599
- (e) Memory card information : SM600-SM699
- (f) Instruction related : SM700-SM799
- (g) For debugging : SM800-SM899
- (h) Latch area : SM900-SM999
- (i) For ACPU : SM1000-SM1299

REMARK

- 1) For details regarding special relays which can be used by the QnACPU, refer to the QnACPU Programming Manual (Common Instructions).

4.3.3 Special registers (SD)

(1) Definition

- (a) Special registers are QnACPU internal registers with fixed applications. They are used for ON/OFF data communications between the QnACPU system and the user program.

(2) Special register classifications

Special registers are classified according to their applications, as shown below.

- (a) For fault diagnosis : SD0 to SD199
- (b) System information: SD200 to SD399
- (c) System clock/system counter : SD400 to SD499
- (d) Scan information : SD500 to SD599
- (e) Memory card information : SD600 to SD699
- (f) Instruction related : SD700 to SD799
- (g) For debugging : SD800 to SD899
- (h) Latch area : SD900 to SD999
- (i) For ACPU : SD1000 to SD1299

REMARK

- 1) For details regarding special relays which can be used by the QnACPU, refer to the QnACPU Programming Manual (Common Instructions).

4.4 Link Direct Devices (J:K:)


(1) Definition

- (a) At END processing, a data refresh (data transfer) operation occurs between the QnACPU and the MELSECNET/10 network system modules. Link direct devices are used at that time to directly access the link devices in the MELSECNET/10 network modules.

(b) Designation method

- 1) Link direct devices are designated by network No. and device No.

Designation method: J:K:G:



- 2) When inputs, outputs, and link special relays are used as word data or double word data, digit designation is necessary.

Designation method: J2\K10


Device No.

- Input X0 or later
- output Y0 or later
- Link special relay . . SB0 or later

Digit designation

- Word data K1 to K4
- Double word data . . K1 to K8

Example : For link register 10 (W10) of network No.2, the designation would be "J2\W10"



- 3) For a bit device (X, Y, B, SB), digit designation is necessary.

Designation example : J1/1X0, J10/K4B0

(2) Designation range


Link direct device designations are possible for all the link devices in network modules.

Device outside the range specified by the network refresh parameters can also be designated.

(a) Writing

- 1) Writing is executed within that part of the link device range set as the send range in the common parameters of the network parameters that is outside the range specified as the "refresh range" in the network refresh parameters.

However, when an output outside the refresh range is turned ON, even if the QnACPU is set to the STOP status it will not be refreshed and therefore will not go OFF.




- 2) Although writing is also possible in the "refresh range" portion of the link device range (specified by the refresh parameters), the link module's link device data will be rewritten when a refresh operation occurs. Therefore, when writing by link direct device, the same data should also be written to the QnACPU related devices (designated by the refresh parameters).


[Refresh parameter settings]

- Network No.: 1
- QnACPU (W0 to W3F) ↔ network modules (LW100 to LW13F)

[Sequence program]



[Writing timing]



- 3) When data is written to another station's writing range using a link direct device, the data which is received from that station will replace the written data.

(b) Reading

Reading by link direct device is possible in the entire link device range of network modules.


- (3) Differences between "link direct devices" and "link refresh"
 "The differences between "link direct devices" and "link refresh" are shown in Table 4.4 below.

Table 4.4 Differences between "Link direct Devices" and "Link Refresh"

Item		Link Direct Device	Link Refresh
Program notation method	Link relay	JC/K4B0 or later	B0 or later
	Link register	JCSW0 or later	W0 or later
	Link special relay	JC/K4SB0 or later	SB0 or later
	Link special register	JCSW0 or later	SW0 or later
Number of steps		2 steps	1 step
Network module access range		All network module link devices	Parameter designated range
Access data guarantee range		Word units (16 bits)	

POINT

- (1) Only one network module capable of writing/reading link direct devices can be used per network number.
 If two or more network modules are installed at the same network number, the network module with the lowest first I/O number will be the one that handles writing/reading using link direct devices.
 For example, if station No.1 and station No.2 network modules are installed in network No.1 as shown in the figure below, the station No.2 network module will handle link direct device operations.



REMARKS

- For details regarding the MELSECNET/10 network system, refer to the
 - For QnA/Q4AR MELSECNET/10 Network System Reference Manual.
- For details regarding network parameters, common parameters, and network refresh parameters, refer to the following manuals:
 - Detailed information
 For QnA/Q4AR MELSECNET/10 Network System Reference Manual
 - Setting procedures
 SW□IVD-GPPQ Type GPP Function Software Package Operating Manual (Offline)

4.5 Special Function Module Devices (U0AG00)

(1) Definition

- (a) The special function module devices allow the QnACPU to directly access the buffer memories of special function modules which are installed at the main base unit and extension base unit. These devices cannot be used in this manner for special function modules installed at remote stations of a MELSECNET/10 network system or a MELSECNET (II, /B) data link system.
- (b) Special function module devices are designated by the special function module input/output No., and the buffer memory address.

Designation method: U0AG00

Buffer memory address (setting range: 0-16383 (decimal)) *1

Special function module input/output NO.


- Setting: If the input/output No. is a 3-digit value, designate the first 2 digits.

For X/Y1F0...X/Y1F0

Designate '01F'

- Setting range: 00H to FEH

To convert the X-axis present value (buffer memories: 602, 603) (X-axis of AD71 positioning module installed at slot 0 of the base unit) to "mm" units (1/1000), and store it in D0 and D1, designate the following:



(2) Processing speed

The processing speed for special function module devices is the total of the "FROM/TO instruction processing speed" and the "instruction processing speed".

If the same buffer memory of the same special function module is used two or more times in a sequence program, the processing speed can be increased by using the FROM instruction to read that buffer memory data to a QnACPU device.

REMARKS


- *1: For details regarding buffer memory addresses and applications, refer to the manual for the special function module in question.
- *2: The quotient and remainder are stored in D0 to D3.

Quotient		Remainder	
D1	D0	D3	D2
Upper 16 bits	Lower 16 bits	Upper 16 bits	Lower 16 bits


4.6 Index Registers (Z)

(1) Definition

- (a) Index devices are used in the sequence program for indirect setting (index qualification) designations.
- (b) There are 16 index registers (Z0-Z15).
- (c) Index registers consist of 16 bits per point, with reading and writing occurring in 16-bit units.



- (d) If the index registers are used for 32-bit instructions, the data is stored in registers Z_n and $Z_n + 1$. The lower 16 bits of data are stored in the index register No. (Z_n) designated in the sequence program, and the upper 16 bits of data are stored in the designated index register No. + 1 ($Z_n + 1$).
For example, if register Z2 is designated in the DMOV instruction, the lower 16 bits are stored in Z2, and the upper 16 bits are stored at Z3.



(2) Index register processing at program switching

When switching from a scan execution or low-speed execution program to another program type, the index register (Z0-Z15) data is saved (protected).


This data is reset when switching back to the scan execution or low-speed execution program occurs.

REMARK

- 1) For details regarding index qualifications using the index registers, refer to the QnACPU Programming Manual (Common Instructions).

(a) Switching between scan execution and low-speed execution programs

- 1) When switching from a scan execution program to a low-speed execution program occurs, the scan execution program's index register data is saved, and the low-speed execution program's index register data is reset.
- 2) When switching from a low-speed execution program to a scan execution program occurs, the low-speed execution program's index register data is saved, and the scan execution program's index register data is reset.




*1: For a low-speed execution program, Z0 is changed to 3.
 *2: For scan execution program, Z0 is changed to 6.

Word devices should be used for exchanges of index register data between scan execution programs and low-speed execution programs.

(b) Switching between scan/low-speed execution programs and interrupt programs

- 1) When the scan/low-speed execution program is switched to the interrupt program, the scan/low-speed execution program's index register value is first saved, and is then transferred to the interrupt program.
- 2) When the interrupt program is switched to the scan/low-speed execution program, the saved index register value is reset.




*: At interrupt programs, Z0 is changed to 3.

Word devices should be used to transfer index register data from an interrupt program to a scan execution program or low-speed execution program.


4.7 File Registers (R)

(1) Definition


- (a) File registers are expansion devices for data registers.
- (b) File register data is stored in files in the QnACPU memory card. Therefore, the memory card is required when using file registers.



- (c) File registers consist of 16 bits per point, with reading and writing occurring in 16-bit units.



- (d) If the file registers are used for 32-bit instructions, the data will be stored in registers R_n and $R_n + 1$.
The lower 16 bits of data are stored in the file register No. (R_n) designated in the sequence program, and the upper 16 bits of data are stored in the designated file register No.+ 1 ($R_n + 1$).
For example, if register R_2 is designated in the DMOV instruction, the lower 16 bits are stored in R_2 , and the upper 16 bits are stored in R_3 .



(2) File register capacity

Each file can be expanded to a maximum of 32 blocks (1018k words) in 1 block (32k words) units.

However, the permissible number of expansion blocks varies according to the capacity of the memory card being used, and the size of the sequence programs stored in the memory card.

REMARK

- 1) For details regarding the QnACPU memory cards, See Section 2.3.

(3) Differences in memory card access method by memory card type

The following three types of memory card are used to store a file register. Memory card access method differs depending on the memory type.

RAM

- (a) Read/write using a program is allowed.
- (b) PC read/write through the device setting is allowed.
- (c) The file register data can be changed by any of the following methods.
 - 1) Online test operation by GPP
 - 2) Batch write command by the dedicated protocol of QC24 and QE71
 - 3) Device write or random write command from a GOT900 series

E²PROM

- (a) Read using a program is allowed but write using a program is not allowed.
- (b) PC read/write through the device setting is allowed.
- (c) The file register data can be changed by any of the following methods.
 - 1) Batch write command by the dedicated protocol of QC24 and QE71
(CPU must be in the STOP/PAUSE state.)
This is possible from the following software version of the CPU.

CPU Type	Software Version
QnA	L or later
Q2AS(H)	T or later
Q4AR	S or later

Flash ROM

- (a) Read using a program is allowed but write using a program is not allowed.
- (b) PC read/write through the device setting is not allowed.
- (c) File read/write through a reader/writer is allowed.
(For details, refer to the Operation Manual of the GPP.)

(4) Designating file registers for use

The memory card can hold a total of 124 file registers.

The memory card file registers which are to be used in the sequence program are determined by the PC file settings parameters.

[PC file settings screen]

Designate file registers
to be used

The screenshot shows the 'PC File Settings' screen with the following sections:

- 1. File Register:** Options include '1.<=> Not Used', '2.<> Program Name is Used' (with Drive I 1), and '3.<> Use the Following Files' (with Drive I 1, File I 1, and Capacity I 1 K).
- 2. Comment File Used by Instruction:** Options include '1.<=> Not Used', '2.<> Program Name is Used' (with Drive I 1), and '3.<> Use the Following Files' (with Drive I 1, File I 1, and Capacity I 1 K).
- 3. Device Initial Value:** Options include '1.<=> Not Used', '2.<=> Program Name is Used' (with Drive I 1), and '3.<> Use the Following Files' (with Drive I 1, File I 1, and Capacity I 1 K).
- 4. File for Local Device:** Options include '1.<=> Not Used', '2.<> Use the Following Files' (with Drive I 1, File I 1, and Capacity I 1 K).

At the bottom, there are buttons for 'Input<CV>' and 'Cancel<N>', and a status bar showing 'Source: Select File Register'.

(a) When "Not Use" is selected

This item is selected in order to designate which file registers are to be used in the sequence program.

The QDRSET instruction is used to designate which file registers are to be used.

(b) When "Program Name is Used" is selected

This item is selected when the file registers having the same file name as the sequence program are to be used.


If the program is changed, the file registers are automatically changed to conform to the new program name.

There are also cases where it is convenient to use the file registers as local devices which can only be used with the program currently being executed.

Example:

When file registers (A-C) having the same name as the programs (A-C) are to be used, operation is as shown below.

- At program A execution...File register A is accessed
- At program B execution...File register B is accessed
- At program C execution...File register C is accessed



In the cases listed below, the file register of the file name that was executed at the end of one scan is accessed.

However, if there is no file register for the program executed at the end of the scan, file register access is not possible.

- Access from a peripheral device
- Access from another station in the network
- Access from a serial communication module

(c) Use the Following Files

This item is selected when a given file register is to be shared by all executed programs.

By designating the file register "Drive", "File", and "Capacity" setting, files for the parameter designated file registers will be created when a QnACPU RUN status is established.

(5) Registering file register files in the QnACPU

- (a) If an item other than "Used the Following Files" is selected in the PC file setting screen, the file register files must be registered in the QnACPU. (If file registers having the same file name as the programs are to be used, they should be registered in the drive designated by the PC file settings parameters.)

1) When file register files are not registered in the QnACPU:

No error occurs even if reading/writing to file registers is executed. However, all read outs from file registers are stored as "FFFFH".

2) Reading/writing to file registers outside the registered range:

No error occurs even if reading/writing occurs to these file registers. However, all read outs from these file registers are stored as "FFFFH".

- (b) To register file register files in the QnACPU, designate the file name and file register size settings at the peripheral device's "PC write screen", then write this data to the QnACPU.

The file register size is designated from ZR0, in 1k-point (1024 points) units. *1

[PC write screen]

File name setting area

File register size setting area

(6) File register size check

- (a) If file registers are used in the QnACPU, program so that writing/reading to the file registers occurs when the file register size is equal to or greater than the range actually required.

- A file register size check should be executed at step 0 of programs in which file registers are used.
- After switching to another file register file using the QDRSET instruction, execute a file size check.
- When using the RSET instruction to switch blocks, check that the switching destination block has a size of 1k points or more before executing the RSET instruction.

(File register size) > [32k points x (switching block No.) + 1k points]

- (b) The available file register size can be checked in the file register capacity storage register (SD 647). *2
The file register size is stored in SD647 in 1k-point units.


The "less than 1k-points" surplus portion of a file register size is not stored.
In order to ensure an accurate "range of use" check, be sure to designate the file register setting in 1k-point (1024 points) units.

(c) Checking the file register size

- 1) The file register size used for each sequence program can be checked.
- 2) On the basis of the total file register size set in SD647 (in the sequence program), it is possible to determine if the file register size exceeds the number of points used.


[Program example 1]

The file register "range of use" is checked at the beginning of each program.




[Program example 2]

The file register "range of use" is checked after executing the QDRSET instruction.



[Program example 3]

For block switching.




REMARKS


- 1) *1 : Even if the file register setting range is not designated from ZR0, the file creation range will still begin from ZR0, and end at the final file No.
 For example, if the file register writing range is designated as ZR1000 to ZR2047, the file creation range will be ZR0 to ZR2047.
 As the data from ZR0 to ZR999 data will be useless in this case, be sure to designate the range from ZR0.
- 2) *2 : When switching to another file register occurs, the size of the new file register file is stored at SD647.

(7) File register designation method**(a) Block switching format**

The block switching format designates the number of file register points in 32k point (R0-R32767) units.
 If multiple blocks are used, the RSET instruction is used to switch to another block No. for further file register settings.
 Settings are designated in the R0 to R32767 range in each block.

**(b) Serial number access format**

This format is used for designating file register settings beyond 32k points without switching blocks Nos. Multiple blocks of file registers can be used as a continuous file register.



4.8 Nesting (N)

(1) Definition


Nesting devices are used with master control instructions.

(2) Designation method with master control

The master control instructions are used to open and close the ladders' common bus so that switching of ladders may be executed efficiently by the sequence program.

It is designated with the MC and MCR master control instructions.

For details on how to use master control, refer to the QnACPU Programming Manual (Common Instructions).



4.9 Pointers

(1) Definition

Pointers are devices used in branch instructions. A total of 4096 pointers can be used (total for all programs).

(2) Pointer applications

(a) Pointers are used in jump instructions (CJ, SCJ, JMP) to designate jump destinations and labels (jump destination beginning).

(b) Pointers are used in sub-routine CALL instructions (CALL, CALLP) to designate the CALL destination and label (sub-routine beginning).

(3) Pointer types

There are 2 pointer types: "local pointers" which are used independently in QnACPU programs, and "common pointers" which are used to call sub-routine programs from all programs executed in the QnACPU.


(See Section 4.9.1 for details regarding "local pointers", and section 4.9.2 for details regarding "common pointers".)

4.9.1 Local pointers

(1) Definition

(a) Local pointers are pointers which can be used independently in QnACPU program jump instructions and sub-routine call instructions. Local pointers cannot be used from other program jump instructions and sub-routine CALL instructions.

(b) the same pointer No. can be used in each of the programs.



(2) Number of local pointer points

Local pointers up to the specified number of points can be divided among all the programs.


The highest local pointer No. represents the upper limit of the "number of points used" in each program.

Therefore, when local pointers are used at several programs, the pointer settings should begin from P0.

If the total number of pointers (total for all programs) exceeds the designated range, a pointer configuration error (error code:4020) occurs.

Example:


If the number of local pointer points is designated as "400", they cannot be used as follows.



4.9.2 Common pointers

(1) Definition

- (a) Common pointers are used to call sub-routine programs from all programs being executed in the QnACPU.




- (b) The same pointer No. cannot be used again as a label. Such use will result in a pointer configuration error (error code:4021).

(2) Common pointer range of use

In order to use common pointers, the first common pointer No. must be designated in the PC system settings parameters.

All pointers which follow that "first No." will become common pointers. However, only pointer numbers subsequent to the local pointer range can be designated (by parameter setting) as common pointers.



[PC system settings screen]

The screenshot shows the 'PC System Settings' screen with the following fields:

- 1. Inner Interval: 1. Slow [100]ms, 2. Fast [10]ms
- 2. RUN-PAUSE Contact: RUN [X], PAUSE []
- 3. Allow Remote Reset: 1. (<) Yes, 2. (>) No
- 4. Output at STOP->RUN: 1. (<) Prior to Calc, 2. (>) After one Scan
- 5. Common Pointer # from []
- 6. General Data Process: 1Unit/try
- 7. # of Free Slots: < 16 >
- 8. System Interrupt: 1. 1st Interrupt Counter Cf [], 2. 128 Const Interval [100]ms, 3. 129 Const Interval [40]ms, 4. 130 Const Interval [20]ms, 5. 131 Const Interval [10]ms

Buttons at the bottom: Execute[EX], Cancel[CH], Space>Select, FncClose.

A callout points to the 'Common Pointer # from' field with the text: **Set the head number of the common pointers here.**


POINT

- (1) In the jump instruction, jumping to common pointers in other programs is not allowed. Common pointers should be used only with sub-routine call instructions.

4.10 Interrupt pointers (I)

(1) Definition

- (a) Interrupt pointers are used as labels at the beginning of interrupt programs.



- (b) A total of 48 interrupt points (10-147) can be used (total for all programs)

(2) Interrupt pointer No. & interrupt factor

- (a) As shown below, there are four types of interrupt factor.

- AI61 factor Interrupt input from the AI61 interruption module.
- Sequence start generator module factor
 Interruption input from special function modules
 such as a computer link module, etc., which
 can dictate an interrupt start to the QnACPU
 (AI61 excluded).
- Internal time factor
 Fixed cycle interruption by QnACPU's internal timer.
- Error interruption
 Interruption by an error that does not stop
 sequence program operation.

(b) A list of interrupt pointer Nos. and interrupt factors is given in Table 4.5 below.

Table 4.5 List of Interrupt Pointer Nos. & Interrupt Factors

I No.	Interrupt Factors		Priority Ranking	I No.	Interrupt factors		Priority Ranking	I No.	Interrupt factors		Priority Ranking
I0	AI61 interrupt module factor	1st point	29	I16	Sequence start generator module factor ^{*1}	1st point	17	I32	Error factor ^{*3,4}	Errors that stop operation	1
I1		2nd point	30	I17		2nd point	18	I33		Vacant	—————
I2		3rd point	31	I18		3rd point	19	I34		UNIT VERIFY ERR. FUZE BREAK OFF SP. UNIT ERRO	2
I3		4th point	32	I19		4th point	20				
I4		5th point	33	I20		5th point	21				
I5		6th point	34	I21		6th point	22	I35		OPERATION ERROR SFCP OPE. ERROR	3
I6		7th point	35	I22		7th point	23				
I7		8th point	36	I23		8th point	24				
I8		9th point	37	I24		9th point	25	I36		ICM.OPE.ERROR FILE OPE. ERROR	4
I9		10th point	38	I25		10th point	26				
I10		11th point	39	I26		11th point	27	I37		EXTEND INS. ERR.	5
I11		12th point	40	I27		12th point	28	I38		PRG. TIME OVER	6
I12		13th point	41	I28	Internal timer factor ^{*2}	100 ms	48	I39		CHK instruction execution annunciator detection	7
I13		14th point	42	I29		40 ms	47				
I14		15th point	43	I30		20 ms	46			140 to 147	Vacant
I15		16th point	44	I31		10 ms	45				

REMARKS

- 1) *1 : 1st to 12th points are allocated in order, beginning from the sequence start generator module installed closest to the QnACPU.
- 2) *2 : The internal times shown are the default setting times.
These times can be designated in 5 ms units through a 5 ms-1000 ms range (PC system settings parameters).
- 3) *3 : When an error interruption with *132 (error that stops operation)* occurs, the QnACPU is not stopped until 132 processing is completed.
- 4) *4 : Execution of error interruptions is prohibited when the power is turned on and during a QnACPU reset. When using interrupt pointer Nos. 132 to 139, set the interruption permitted status by using the IMASK instruction.

4.11 Other Devices

4.11.1 SFC block device (BL)

This device is used for checking if the block designated by the SFC program is active.
For details regarding the use of SFC block devices, refer to the QnACPU Programming Manual (SFC).

4.11.2 SFC transition device (TR)

This device is used for checking if a forced transition is designated for a specified transition condition in a specified SFC program block.
For details regarding the use of SFC transition devices, refer to the QnACPU Programming Manual (SFC).


4.11.3 Network No. designation device (J)

(1) Definition

The network No. designation device is used to designate the network No. in data link instructions.

(2) Designating network No. designation device

The network No. designation device is designated in the data link instruction as shown below.



REMARK

- 1) For details regarding data link instructions, refer to the QnACPU Programming Manual (Common instructions).


4.11.4 I/O No. designation device (U)

(1) Definition

I/O No. designation devices are used with data link instructions or special function module instruction module instructions to designate I/O numbers.

(2) Designating the I/O No. designation device

I/O No. designation devices are designated with the data link instructions or special function module instructions as shown below.

**REMARK**

- 1) For details regarding special function module instructions, refer to the QnACPU Programming Manual (Special Function Module).

4.11.5 Macro instruction argument device (VD)

(1) Definition


Macro instruction argument devices are used with ladders registered as macros.

When a VD□ setting is designated for a ladder registered as a macro, conversion to the designated device occurs when the macro instruction is executed.

(2) Designating macro instruction argument devices

Macro instruction argument devices are designated for those devices set as "VD□" in ladders registered as macro instructions in macro registration at a peripheral device.*

When using macro instructions in a sequence program, designate devices to correspond to the instruction argument devices used with the ladders registered as macros, in ascending order.

**REMARK**

- 1) *: With the macro instruction argument device, VD0 to VD4 can be used in one ladder registered as a macro instruction.

4.12 Constants

4.12.1 Decimal constants (K)

(1) Definition

Decimal constants are devices which designate decimal data in sequence programs.

They are designated as "K####" settings (e.g. K1234), and are stored in the QnACPU in binary (BIN) code.

See Section 3.4.1 for details regarding binary code.

(2) Designation range

The setting ranges for decimal constants are as follows:

- For word data (16 bits) ... K-32768 to K32767
- For 2-word data (32 bits) . K-2147483648 to K2147483647

4.12.2 Hexadecimal constants (H)

(1) Definition

Hexadecimal constants are devices which designate hexadecimal or BCD data in sequence programs. (For BCD data designations, 0-9 digit designations are used.)

Hexadecimal constants are designated as "H####" settings (e.g. H1234). See Section 3.4.3 for details regarding hexadecimal code.

(2) Designation range

The setting ranges for hexadecimal constants are as follows:

- For word data (16 bits) ... H0 to HFFFF (H0 to H9999 for BCD)
- For 2-word data (32 bits) . H0 to HFFFFFFFF (H0 to H99999999 for BCD)

4.12.3 Real numbers (E)

(1) Definition

Real numbers are devices which designate real numbers in the sequence program.

Real numbers are designated as "E" settings (e.g. E1.234).

See section 3.4.4 for details regarding real numbers.

(2) Designation range

The setting range for real numbers is -1.0×2^{127} to -1.0×2^{-126} , 0, 1.0×2^{-126} to 1.0×2^{127} .

(3) Designation method

Real numbers can be designated in sequence programs by a "normal expression" or an "exponential expression".

- Normal expression The specified value is designated as it is F or example, 10.2345 becomes E10.2345.
- Exponential expression . . . The specified value is multiplied by a "x10ⁿ" exponent.
For example, 1234 becomes E1.234 + 3.*

REMARK

1) *:The "+3" in the above example represents a 10ⁿ value (10³).

4.12.4 Character string ("")

(1) Definition

Character string constants are devices used to designate character strings in sequence programs.

They are designated by quotation marks (e.g. "ABCD1234").

(2) Usable characters

All ASCII code characters can be used in character strings.

(3) Number of designated characters

Character strings extend from the designated character to the NUL code (00H).

4.13 Convenient Uses for Devices

When executing multiple programs in the QnACPU, local devices among the internal user devices can be designated to execute each of the programs in an independent manner.


Moreover, the device initial settings can be used to designate device and special function module data settings without using a program.

4.13.1 Global devices & local devices


A number of programs can be stored and executed in the QnQCPU. QnACPU devices which can be shared by all the programs are "global devices", and those used independently by each of the programs are "local devices".

(1) Global devices

- (a) Global devices are devices which can be shared by all the programs being executed in the QnACPU. Global devices are stored in the QnACPU's device memory, with all programs using the same devices.



- (b) When executing multiple programs, the "shared range" for all programs, and the "independent range" for each program must be designated in advance.




(2) Local devices

- (a) Local devices are devices which are used independently by the programs.

The use of local devices permits programming of multiple "independent execution" programs without regard to other programs.

However, because local devices are stored in the memory card, an memory card is required in order to use them.

Local devices cannot be used without an memory card.




- (b) Five device types can be used as local devices: internal relays (M), edge relays (V), timers (T,ST), counters (C), and data registers (D).

(c) Local device designation

- 1) In order to use the above devices as local devices, a local device range of use setting must be designated in the device settings parameters.

Note that the range designated for local devices applies in all programs, and cannot be changed for individual programs.

For example, if the local device range is designated as M0-M100, this range will be used for local devices in all programs.




POINTS

- (1) Concerning the use of local devices in interrupt programs, refer to item 3.1.3.
- (2) Unless specifically designated as "local devices", all devices are global devices.
- (3) Concerning the use of local devices in sub-routine programs, refer to item 3.1.2.


4.13.2 Device initial values**(1) Definition**

- (a) Using device initial setting values, the data used for a program can be stored in device or special function module buffer memories without using a data setting program (initial processing program).

[Data setting by initial program]



[Data setting using device initial values]



-
- ```

graph LR
 subgraph QnACPU [QnACPU]
 PD[Peripheral device]
 IRMC[Internal RAM Memory card]
 end
 subgraph Outside []
 DD[Designated device]
 SFM[Special function module]
 end
 PD -- "Device initial value writing" --> IRMC
 IRMC -- "Device initial value writing" --> DD
 IRMC -- "Device initial value writing" --> SFM

```
- The flowchart illustrates the initial value setting process. It begins with a 'Peripheral device' box, which is divided into two sections: 'Device initial value range\* setting' and 'Device initial value data\* setting'. An arrow labeled 'Device initial value writing' points from the 'Peripheral device' to a box labeled 'Internal RAM Memory card', which contains a 'Device initial value file'. From this box, another arrow labeled 'Device initial value writing' points to two boxes: 'Designated device' and 'Special function module'. A dashed line labeled 'QnACPU' separates the 'Peripheral device' and 'Internal RAM Memory card' from the 'Designated device' and 'Special function module'.

- 1) Timer present value (T)
- 2) Retentive timer present value (ST)
- 3) Counter present value (C)
- 4) Data register (D)
- 5) Special register (SD)
- 6) Link register (W)
- 7) Special link register (SW)
- 8) File register (R0-R32767)
- 9) Special function module device (UC0G03)
- 10) Link direct device (J00W03, J00SW03)

(a) Designate the device initial value range settings in the device mode, in the device initial value setting screen.

- ```

1: /P:PC 2:/PC 3:/Find 4:/Data 5:/data 7:/window 8:/option 9:/Menu F12:Help
Device: CPU:Q20 G:SAMPLE1\SAMPLE1 <Ins> F11:Mode
[Device Initial Value Range]

#  # of Dev First Device Last Device Comment
1 1 01 1 1 1
2 1 01 1 1 1
3 1 01 1 1 1
4 1 01 1 1 1
5 1 01 1 1 1
6 1 01 1 1 1
7 1 01 1 1 1
8 1 01 1 1 1
9 1 01 1 1 1
10 1 01 1 1 1
11 1 01 1 1 1
12 1 01 1 1 1

(Pull): Prev (Push): Next Page: 1/1

1 2 3 4 5 Find 156 Select Out 3 Copy 2 Paste 3 Undo

```

```

I:\Fido\ZPG\A2\nd\A203pc\A2\data\ZWindow_82\Option
Device CPU02A C:\SAMPLES\SAMPLES <Ins> E12:Mem
Device DE

Display:16-Bit      Type     Decimal      Character String
D #1          +0    +1    +2    +3    +4    +5    +6    +7  8123456789ABCDEF
D 8           0      0      0      0      0      0      0      0  0.....
D 16          0      0      0      0      0      0      0      0  0.....
D 24          0      0      0      0      0      0      0      0  0.....
D 32          0      0      0      0      0      0      0      0  0.....
D 48          0      0      0      0      0      0      0      0  0.....
D 56          0      0      0      0      0      0      0      0  0.....
D 64          0      0      0      0      0      0      0      0  0.....
D 72          0      0      0      0      0      0      0      0  0.....
D 80          0      0      0      0      0      0      0      0  0.....
D 88          0      0      0      0      0      0      0      0  0.....
D 96          0      0      0      0      0      0      0      0  0.....
D 104         0      0      0      0      0      0      0      0  0.....
D 112         0      0      0      0      0      0      0      0  0.....
D 120         0      0      0      0      0      0      0      0  0.....
D 128         0      0      0      0      0      0      0      0  0.....

Device2      0      Window 5      0      Rec 16Bit      Value 0

```

4-65

- (c) In the PC file settings in the parameter mode, designate the name of the file where the device initial value data is to be stored.

[PC file settings screen]

The screenshot shows a terminal window titled 'PC File Settings'. It contains four main sections, each with a title and three options: '1.< > Not Used', '2.< > Program Name is Used', and '3.< > Use the Following Files'.
 Section 1: File Selection
 Section 2: Comment File Used by Instruction
 Section 3: Device Initial Value (highlighted with a red box)
 Section 4: File for Local Device
 At the bottom, there are buttons for 'Execute(Y)' and 'Cancel(N)', and a status bar at the very bottom says 'Source>Select, Esc:Close'.

Setting area for file which contains the device initial value data

- (d) Write the device initial value data and parameter settings to the QnACPU.

(3) Precautions for the use of device initial values

- (a) In cases where both device initial value data and latch range data are present, the device initial value data takes precedence. Therefore, the latch range data is overwritten by device initial value data at power ON.
- (b) Device initial values cannot be used in the following areas.
- 1) In an area of a special function module's buffer memory area where channel switching is required.
Example: Channel 2 area of the AJ71E71 Ethernet interface module's buffer memory.
 - 2) In special function module areas where the writing sequence is fixed.
Example: Initial settings of A68AD analog/digital converter module.
 - 3) In areas where no settings are desired at STOP → RUN switching (data which is set at power ON, and which is changed by the program).

REMARKS

- 1) For details regarding the setting procedures for the "device initial value range" and "device initial value data" items, refer to the SW□IVD-GPPQ GPP Function Software Package Operating Manual (Offline).
- 2) For details regarding the procedure for writing the device initial values to the QnACPU, refer to the SW□IVD-GPP GPPQ Function Software Package Operating Manual (Online).

5. PARAMETER LIST

MELSEC-QnA

5. PARAMETER LIST

The parameter settings designated in the QnACPU are shown below.
For details regarding each parameter item, refer to the section or manual indicated.

Item		Description
PC name setting		Designates (in CPU) the label and comment for the peripheral devices. This setting does not affect CPU operation.
	Label	Designates the label setting.
	Comment	Designates the comment setting.
PC system settings		These are settings required in the CPU system.
Timer setting	Low-speed timer	Designates the low-speed/high-speed timer settings.
	High-speed timer	
RUN-PAUSE contact		Designates the contact which controls the CPU's RUN/PAUSE operation.
Remote reset		Enables/disables the remote reset operation.
STOP→RUN output mode		Designates the output mode at STOP→RUN switching.
Common pointer No.		Designates the common pointer "first No.".
General data processing		Designates the number of modules used for each general data processing operation.
Number of vacant slot points		Designates the number of vacant slot points.
System interrupt settings	Interrupt counter	These settings designate the interrupt counter "first No.", and the interrupt pointer "fixed cycle interval".
	Fixed cycle interval	
PC file settings		Designates the various files used in the CPU.
File registers		Designates the file for file registers which are to be used.
Comment file for instructions		Designates the file for comments used in instructions.
Device initial values		Designates the file for the device initial values which are to be used.
Local device file		Designates the file for local devices which are to be used.
Device settings		These settings designate the number of points for each device, and the latch range, etc.
Device number of points		Designates the number of device points used.
Latch range (latch clear key enabled)		Designates the latch range where the latch clear key is enabled.
Latch range (latch clear key disabled)		Designates the latch range where the latch clear key is disabled.
Local device setting		Designates the device range used for local devices.

5. PARAMETER LIST

MELSEC-QnA

	Setting Content		Reference Section/Manual
	Default Value	Setting Range	
	_____	_____	User's Manual
	No setting	Max. of 10 characters	
	No setting	Max. of 64 characters	
	_____	_____	_____
	100 ms	10 ms to 1000 ms (10 ms units)	Section 4.2.10
	10 ms	1 ms to 100 ms (1 ms units)	
	No setting	X0 to X1FFF	User's Manual*
	Disabled	Disabled/enabled	
	Before operation	Before operation / 1 scan later	
	No setting	P0 to P4095	Section 4.9.2
	1 module	1 to 6 modules	User's Manual*
	16 points	0 to 64 points (16-point units)	
	No setting	C0 to C65535	Section 4.10
	128→100 ms 129→40 ms 130→20 ms 131→10 ms	1 to 1000 ms (5 ms units)	
	_____	_____	
	Not designated by parameter	<ul style="list-style-type: none"> • Not designated by parameter • File name same as program name • Not generated 	Section 4.7
	Not designated by parameter	<ul style="list-style-type: none"> • Not designated by parameter • File name same as program name • Specified file is used 	User's Manual*
	File name same as program name	<ul style="list-style-type: none"> • Not designated by parameter • File name same as program name • Specified file is used 	Section 4.13.2
	Not designated by parameter	<ul style="list-style-type: none"> • Not designated by parameter • Specified file is used 	Section 4.13.1
	_____	_____	_____
	X→8 k points Y→8 k points M→8 k points L→8 k points B→8 k points F→2 k points SB→2 k points V→2 k points S→8 k points T→2 k points ST→0 k point C→1 k point D→12 k points W→8 k points SW→2 k points	X (8 k points), Y (8 k points), S (8 k points), SB (2 k points) and SD (2 k points) are fixed. Including the above points, a maximum of 32 k points can be designated for each device, within a 28.8 k word range (total). However, the maximum for bit devices is 64 k points (total).	Section 4.1
	No setting	1 range per device	User's Manual*
	No setting	1 range per device	
	No setting	1 range per device	Section 4.13.1

* : Indicates the User's Manual for the CPU module being used.

5. PARAMETER LIST

MELSEC-QnA

Item		Description
PC RAS settings		Settings used for the RAS function
WDT settings	WDT settings	Watchdog timer settings.
	Initial execution monitor time	
	Low-speed execution monitor time	
Error check		Designates whether or not error detection occurs.
Operation mode at error occurrences		Designates the CPU operation mode to be established when an error is detected.
Constant scan		Designates the constant scanning time.
Annunciator display mode	F No. display	Designates the display mode at annunciator ON.
	Comment display	
	Occurrence time	
Failure log		Designates the storage destination for the CPU fault history.
Low-speed execution program execution time		Designates the time setting for low-speed execution program execution.
I/O allocations		Designates the installation status for each system module.
Slot settings	Type	Designates the module type, number of points, first input/output No., etc.
	Number of points	
	First XY	
	Model name	
Base settings	Power supply module's model name	Designates the module names of the power supply module and the extension cable. These settings do not affect CPU operation.
	Extension cable's model name	
MELSECNET (II/10) setting		Designates the link parameters for the MELSECNET II data link system, and the network parameters for the MELSECNET/10 network system.
MELSECNET/MINI settings		Designates the "automatic refresh" setting for the MELSECNET/MINI system.
Number of master modules		Designates the number of MELSECNET/MINI master modules to be used.
MELSECNET/MINI setting items	First master module Input/output No.	Make the detailed settings required for automatic refresh of a MELSECNET/MINI system.
	Module name & number of stations	
	Batch refresh of received data	
	Batch refresh of transmission data	
	Communication error retry count	
	FROM/TO access priority	
	Received data CLEAR at communication error	
	Error station detection bit data	
	Error No.	
	MINI link operation at CPU STOP	
	Line error check	

5. PARAMETER LIST

MELSEC-QnA

	Setting Content		Reference Section/Manual
	Default Value	Setting Range	
	200 ms	10 ms to 2000 ms (10 ms units)	User's Manual*
	No setting	10 ms to 2000 ms (10 ms units)	
	No setting	10 ms to 2000 ms (10 ms units)	
	Checked	Error check occurs	
	Stop	Stop/Continue	
	No setting	5 ms to 2000 ms (5 ms units)	
	ON	ON/OFF	
	OFF	ON/OFF	
	OFF	ON/OFF	
	Internal RAM	Internal RAM/designated log file	
	No setting	5 ms to 2000ms (5 ms units)	Section 3.2.3
	No setting	Vacant/input/output/special	User's Manual*
	No setting	0 to 64 points (16-point units)	
	No setting	0 to 1FFF (10H units: hexadecimal)	
	No setting	Max. of 16 characters	
	No setting	Max. of 16 characters	
		Refer to the For QnA/Q4AR MELSECNET/10 Network System Reference Manual.	For QnA/Q4AR MELSECNET/10 Network System Reference Manual MELSECNET, MELSECNET/B Data LinkSystem Reference Manual
	0 module	0 to 8 modules	User's Manual*
	No setting	Number of CPU input/output points	
	MINI-S3	MINI-S3/MINI () stations	
	X1000 to 200H	X, M, L, B, T, ST, C, D, W, R, ZR, None (bit devices are multiples of 16)	
	Y1000 to 200H	Y, M, L, B, T, ST, C, D, W, R, ZR, None (bit devices are multiples of 16)	
	5 times	0 to 32 times	
	CPU priority	CPU priority/link priority	
	Clear	Clear/Hold	
	No setting	X, L, B, T, ST, C, D, W, R, ZR, None	
	No setting	D, W, T, ST, C, R, ZR	
	Stop	Continue/Stop	
	Hold data	Test transmission/OFF data/HOLD data	

Item	Description	
Auxiliary settings	Designates settings required when using multiple programs.	
Program setting	Designates the programs to be executed.	
Boot setting	Designates the file setting, etc., required for the boot operation.	
SFC setting	Designates settings required for SFC programs.	
X/Y allocation check	Permits I/O allocation settings to be checked. This setting does not affect CPU operation.	

5. PARAMETER LIST

MELSEC-QnA

Setting Content		Reference Section/Manual
Default Value	Setting Range	
_____	_____	Section 3.2
No setting	Program name, scan/low-speed/initial/standby	
No setting	File name, type, transmission source drive, transmission destination drive	
_____	Refer to the QnACPU Programming Manual (SFC)	QnACPU Programming Manual (SFC)
_____	_____	SW□IVD-GPPQ Operating Manual (Offline)

6. PROCEDURE FOR WRITING PROGRAMS TO QnACPU

The procedure for writing programs (created at a peripheral device) to the QnACPU is described in this section.

6.1 Writing Procedure For 1 Program

The procedure for writing one program created at a peripheral device to the QnACPU and executing it is described here.

6.1.1 Items to consider when creating one program

In order to create a program, the program size, number of device points used, and the program file name, etc., must be set in advance.

(1) Program size considerations

Check that CPU's program capacity is adequate for storing the program and parameter data. The program capacities of the CPUs are shown below.

- Q2AS(H)CPU : 28 k steps
- Q2ACPU : 28 k steps
- Q2AS(H)CPU-S1 : 60 k steps
- Q2ACPU-S1 : 60 k steps
- Q3ACPU : 92 k steps
- Q4ACPU : 124 k steps
- Q4ARCPU : 124 k steps

If the CPU capacity is only adequate for the program, the parameter data should be stored in the memory card.

(2) Designating a program file name

The file name of the program to be stored in the QnACPU must be designated.

This file name is used when writing the program from the peripheral device to the QnACPU, and when executing the program in the QnACPU.

See Chapter 2 for details regarding file names.

(3) Designating devices

The number of devices required for the program must be determined. See Chapter 4 for details regarding devices which can be used in the QnACPU.

(4) Device initial value setting

Designate whether or not the device initial value settings are to be used in the QnACPU devices and special function unit data.

See Section 4.13.2 for details regarding device initial values.

6.1.2 Procedure for writing programs to the QnACPU


The procedure for writing programs and parameters (created at the peripheral device) to the memory card installed in the QnACPU memory card interface "A" is shown below.


In order to write programs and parameters to the QnACPU memory card, the memory card must be installed, and the boot and drive (where parameters are stored) settings must be designated by the QnACPU DIP switches (SYS 1).


For details regarding QnACPU DIP switches, refer to the User's Manual of the CPU module used.

When writing programs and parameters to the QnACPU internal RAM, the steps indicated by asterisks (*) below are not required.

Procedural steps shown in □ boxes are performed at the peripheral device, and those shown in ▢ boxes are performed in the QnACPU.







6.2 Procedure For Multiple Programs

The procedure for writing multiple programs (programs split up according to function, process, designer) to the QnACPU is described below.

6.2.1 Items to consider when creating multiple programs

To create multiple programs, it is necessary to decide in advance the size of each program, the device used, and the program file name, etc.

(1) Program size considerations

Check that the CPU's program capacity is adequate for storing the programs. The program capacities of the CPUs are shown below.

- Q2AS(H)CPU : 28 k steps
- Q2ACPU : 28 k steps
- Q2AS(H)CPU-S1 : 60 k steps
- Q2ACPU-S1 : 60 k steps
- Q3ACPU : 92 k steps
- Q4ACPU : 124 k steps
- Q4ARCPU : 124 k steps

Decide whether the parameters are to be stored in the internal RAM or in the memory card.

If they are to be stored in the internal RAM, the area available for the program will be the capacity shown above, minus the parameter data size.

(2) Designating a program file name

Designat the file name of the program to be stored in the QnACPU. This file name is used when writing the program from the peripheral device to the QnACPU, and when executing the program at the QnACPU. See Chapter 2 for details regarding file names.

(3) Designating the program execution conditions

In order to execute multiple programs in QnACPU, execution conditions must be designated for each program.

Execution is impossible for programs without file name and execution condition settings.

See Section 3.2 for details regarding execution conditions.

- (4) Designating devices
 - (a) Designate the number of device points used in each program, and the number of device points which are shared by all programs.
See Chapter 4 for details regarding devices which can be used in the QnACPU.
 - (b) Designate whether or not the internal relays, edge relays, timers, counters, and data registers of each program are to be designated as local pointers.
See Section 4.13.1 for details regarding local pointers.
 - (c) When creating sub-routine programs, designate whether or not common pointers are to be used.
See Section 4.9.2 for details regarding common pointers.
- (5) Device initial value setting
Designate whether or not the device initial value settings are to be used for the QnACPU devices and special function unit data.
See Section 4.13.2 for details regarding device initial values.

6. PROCEDURE FOR WRITING PROGRAMS TO QnACPU

MELSEC-QnA

6.2.2 Procedure for writing programs to the QnACPU


The procedure for writing programs and parameters (created at the peripheral device) to the memory card installed in the QnACPU memory card interface "A" is shown below.


In order to write programs and parameters to the QnACPU memory card, the memory card must be installed, and the boot and drive (where parameters are stored) settings must be designated by the QnACPU DIP switches (SYS 1).

For details regarding QnACPU DIP switches, refer to the User's Manual.

When writing programs and parameters to the QnACPU internal RAM, the steps indicated by asterisks (*) below are not required.


Procedural steps shown in ☐ boxes are performed at the peripheral device, and those shown in ☐ boxes are performed at the QnACPU.





6. PROCEDURE FOR WRITING PROGRAMS TO QnACPU

MELSEC-QnA



INDEX

[A]		[E]	
Accuracy of the initial scan time	3-16	Executing interrupt programs	3-9
Accuracy of the scan time	3-18	Extension	2-1
Annunciators (F)	4-12	[F]	
ASCII code	3-44	F (Annunciators)	4-12
[B]		FD (Function register)	4-34
B (Link relays)	4-18	File date & time	2-2
BCD (Binary coded decimal)	3-41	File handling precautions	2-14
BIN (Binary code)	3-38	File header	2-11
BL (SFC block device)	4-56	File name	2-1
Block switching format (File register)	4-49	File operation	2-12
[C]		File register designation method	4-49
C (Counters)	4-26	File registers (R)	4-43
Character string	4-60	File registers	
Character string data	3-44	serial number access format (ZR)	4-49
Common pointer	4-52	File size	2-2
Constant scan	3-17	File types	2-9
Constants	4-59	Function output (FY)	4-34
Counter count processing	4-26	Function input (FX)	4-34
Counter maximum counting speed	4-27	Function register (FD)	4-34
Counters (C)	4-26	FX (Function input)	4-34
[D]		FY (Function output)	4-34
D (Data registers)	4-30	[G]	
Data registers (D)	4-30	Global devices	4-61
Decimal constants	4-59	[H]	
Designating file registers	4-45	H (Hexadecimal constants)	4-59
Device initial values	4-64	HEX (Hexadecimal)	3-40
Device list	4-1	Hexadecimal constants (H)	4-59
Direct access inputs (DX)	4-5	High-speed retentive timer (ST)	4-22
Direct access outputs (DY)	4-8	High-speed timers (T)	4-21
Direct mode	3-34	[I]	
Drive No.	2-3	I (Interrupt pointers)	4-54
Duty	4-28	I/O No. designation device (Un)	4-57
DX (Direct access inputs)	4-5	Index register processing	4-41
DY (Direct access outputs)	4-8	Index registers (Z)	4-41
[E]		Initial execution programs	3-15
E (Real numbers)	4-60	Initial execution time monitor	3-16
Edge relay (V)	4-16	Initial scan time	3-16
END processing	3-15	Input/output processing	3-32
	3-17		
	3-23		

[I]		[L]	
Inputs (X)	4-4	Low-speed execution time monitor	3-24
Internal RAM	2-4	Low-speed retentive timer (ST)	4-22
Internal relays (M)	4-10	Low-speed scan time	3-23
Internal system devices	4-34	Low-speed timers (T)	4-21
Internal user devices	4-4	[M]	
Interrupt counter (C)	4-28	M (Internal relays)	4-10
Interrupt counter count processing	4-28	Macro instruction argument device (VD)	4-58
Interrupt counter precautions	4-29	Main routine program	3-4
Interrupt factors	4-54	Memory capacity Internal RAM	2-5
Interrupt pointers (I)	4-54	Memory capacity Memory card	2-7
Interrupt program creation restrictions	3-11	Memory capacity after formatting	
Interrupt programs	3-8	Internal memory	2-5
[J]		Memory capacity after formatting	
J (Network No. designation device)	4-56	memory card	2-7
JCB (Link relay)	4-36	Memory map Internal RAM	2-4
JCSB (Link special relay)	4-36	Memory map Memory card	2-6
JCSW (Link special register)	4-36	Memory card	2-6
JCW (Link register)	4-36	[N]	
JCX (Link input)	4-36	N (Nesting)	4-50
JCY (Link output)	4-36	Nesting (N)	4-50
[K]		Network No. designation device (J)	4-56
K (Decimal constants)	4-59	[O]	
[L]		Outputs (Y)	4-7
L (Latch relays)	4-11	[P]	
Latch relays (L)	4-11	P (Pointers)	4-51
Link direct devices	4-36	Parameter list	5-1
Link input (JCX)	4-36	Pointers (P)	4-51
Link output (JCY)	4-36	Precautions regarding the use of	
Link register (JCW)	4-36	device initial values	4-64
Link registers (W)	4-31	Precautions when using timer	4-24
Link relay (JCB)	4-36	Procedure for using device initial values	4-65
Link relays (B)	4-18	Procedure for writing programs to the	
Link special register (JCSW)	4-36	QnACPU	6-2
Link special relay (JCSB)	4-36		6-7
Local devices	4-61	Processing at annunciator OFF	4-15
Local pointers	4-51	Processing at annunciator ON	4-13
Low-speed END processing	3-23	Program construction	1-2
Low-speed execution program		Program execution conditions	3-13
execution time	3-21		
	3-22		

[R]		[S]	
R (File registers)	4-43	Special link registers (SW)	4-33
Real numbers	3-42	Special link relays (SB)	4-20
	4-60	Special registers (SD)	4-36
Refresh mode	3-32	Special relays (SM)	4-35
Related programming manuals	1-9	ST (Retentive timers: OUT STC)	4-22
Retentive timers (OUT STC)	4-22	Standby programs	3-25
[S]		Step relays (S)	4-20
S (Step relays)	4-20	Storage destination of files	2-9
SB (Special link relays)	4-20	Sub-routine programs	3-5
Scan execution programs	3-17	SW (Special link registers)	4-33
Scan time	3-18	[T]	
SD (Special registers)	4-36	T (Timers)	4-21
SD520, SD521		Timer accuracy	4-23
(Scan time: Present value)	3-18	Timer processing	4-23
SD522, SD523 (Initial scan time)	3-16	Timers (T)	4-21
SD524, SD525		Title	2-2
(Scan time: Maximum value)	3-18	TR (SFC transition device)	4-56
SD526, SD527		[U]	
(Scan time: Minimum value)	3-18	U (I/O No. designation device)	4-57
SD528, SD529		Uc:AGC	
(Low-speed scan time: Present value)	3-23	(Special function module devices)	4-40
SD530, SD531		[V]	
(Low-speed scan time: Initial value)	3-23	V (Edge relay)	4-16
SD532, SD533		VD (Macro instruction argument device)	4-58
(Low-speed scan time: Minimum value)	3-23	[W]	
SD534, SD535		W (Link registers)	4-31
(Low-speed scan time: Maximum value)	3-23	Watchdog timer (WDT)	3-18
Sequence program	3-1	WDT (Watchdog timer)	3-18
Serial number access format		[X]	
(File register)	4-49	X (Inputs)	4-4
Setting the interrupt counter	4-29	[Y]	
Setting units at the internal user device	4-2	Y (Outputs)	4-7
SFC block device (BL)	4-56	[Z]	
SFC transition device (TR)	4-56	Z (Index registers)	4-41
Single precision floating		ZR (File registers serial number	
decimal point data	3-42	access format)	4-49
Size (File)	2-2		
SM (Special relays)	4-35		
Special function module devices			
(Uc:AGC)	4-40		

IMPORTANT

Design the configuration of a system to provide an external protective or safety inter locking circuit for the PCs.

Under no circumstances will Mitsubishi Electric be liable or responsible for any consequential damage that may arise as a result of the installation or use of this equipment.

All examples and diagrams shown in this manual are intended only as an aid to understanding the text, not to guarantee operation. Mitsubishi Electric will accept no responsibility for actual use of the product based on these illustrative examples.

Owing to the very great variety in possible applications of this equipment, you must satisfy yourself as to its suitability for your specific application.

QnACPU PROGRAMMING MANUAL (Fundamentals)

MODEL	QNA-P(KISO)-E
MODEL CODE	13JF46
IB(NA)66614-C(9809)MEE	

 **MITSUBISHI ELECTRIC CORPORATION**

HEAD OFFICE : MITSUBISHI DENKI BLDG MARUNOUCHI TOKYO 100-0005 TELEX : J24532 CABLE MELCO TOKYO
NAGOYA WORKS : 1-14, YADA-MINAMI 5, HIGASHI-KU, NAGOYA, JAPAN

When exported from Japan, this manual does not require application to the
Ministry of International Trade and Industry for service transaction permission.

Specifications subject to change without notice.
Printed in Japan on recycled paper.