# MITSUBISHI 

## PROGRAMMABLE CONTROLLER <br> MESE <br> 

Programming Manual
type ACPU
※The manual number is given on the bottom left of the back cover.


## INTRODUCTION

Thank you for choosing the Mitsubishi MELSEC-A Series of General Purpose Programmable Controllers. Please read this manual carefully so that the equipment is used to its optimum. A copy of this manual should be forwarded to the end User.


## CONTETNS

1. INTRODUCTION ..... $1-1 \sim 1-5$
1.1 Performance List ..... 1-2
1.2 Function List ..... 1-4
2. DESCRIPTION OF DEVICES ..... $2-1 \sim 2-47$
2.1 Device List ..... 2-1
2.2 Input/Output X, Y ..... 2-2
2.3 Internal Relay M, Latch Relay L, Step Relay S ..... 2-4
2.4 Link Relay B ..... 2-4
2.5 Annunciator F ..... 2-5
2.6 Timer $T$ ..... 2-6
2.6.1 Timer processing and accuracy ..... 2-7
2.7 Counter C ..... 2-11
2.7.1 Maximum counting speed of normal counter ..... 2-12
2.8 Counter C for Interruption ..... 2-14
2.8.1 Interrupt program counter ..... 2-14
2.8.2 Interrupt signal counter ..... 2-16
2.9 Data Register D ..... 2-19
2.10 Link Register W ..... 2-20
2.11 File Register R ..... 2-21
2.12 Accumulator A ..... 2-22
2.13 Index Registers Z, V ..... 2-23
2.14 Nesting N ..... 2-24
2.15 Pointer P ..... 2-25
2.16 Pointer for Interruption I ..... 2-26
2.17 Special Relay M ..... 2-27
2.18 Special Relays for Link ..... 2-31
2.19 Special Registers ..... 2-34
2.20 Special Registers for Link ..... 2-40
2.21 Assignment of I/O Addresses ..... 2-45
2.21.1 Basics of assignment ..... 2-45
2.21.2 I/O address assignment examples ..... 2-46
3. PROGRAMMING ..... $3-1 \sim 3-51$
3.1 Introduction ..... 3-1
3.2 Numeric Value and Character Representations ..... 3-3
3.3 System Designing Procedure ..... 3-5
3.4 User Memory Configuration ..... 3-6
3.4.1 User memory not assigned by parameter setting ..... 3-6
3.4.2 User memory assigned in parameters ..... 3-8
3.5 Parameter Setting ..... 3-11
3.5.1 Parameter setting ranges ..... 3-12
3.5.2 Main program memory capacity ..... 3-16
3.5.3 Subprogram memory capacity ..... 3-16
3.5.4 File register ..... 3-17
3.5.5 Comment ..... 3-17
3.5.6 Status latch ..... 3-17
3.5.7 Sampling trace ..... 3-18
3.5.8 Latch range setting ..... 3-20
3.5.9 Link range setting ..... 3-20
3.5.10 Internal relay (M), latch relay (L), step relay (S) setting ..... 3-20
3.5.11 Watch dog timer setting ..... 3-20
3.5.12 Timer selection ..... 3-20
3.5.13 Counter selection ..... 3-20
3.5.14 I/O assignment ..... 3-21
3.5.15 Remote run/pause contact ..... 3-21
3.5.16 Operation mode at time of error ..... 3-21
3.5.17 Annunciator display mode ..... 3-21
3.5.18 STOP to RUN operating mode ..... 3-22
3.5.19 Entry code ..... 3-22
3.5.20 Print title entry ..... 3-22
3.6 CPU Processing ..... 3-23
3.6.1 Operation processing ..... 3-23
3.6.2 I/O processing ..... 3-24
3.6.3 Scan time ..... 3-31
3.6.4 Constant scan ..... 3-32
3.6.5 Watch dog timer (WDT) ..... 3-34
3.6.6 Clearing data ..... 3-35
3.7 Program Types and Configurations ..... 3-36
3.7.1 Main program ..... 3-37
3.7.2 Subprogram ..... 3-37
3.7.3 Sequence program ..... 3-38
3.7.4 Microcomputer program ..... 3-38
3.7.5 Main routine program ..... 3-39
3.7.6 Subroutine program ..... 3-39
3.7.7 Interrupt program ..... 3-40
3.7.8 Utility program ..... 3-42
3.7.9 User-written microcomputer program ..... 3-42
3.8 Using Subprogram ..... 3-43
3.8.1 Using the CHG instruction with the A3NCPU ..... 3-44
3.8.2 Using the CHG instruction with the A3HCPU ..... 3-44
3.8.3 Notes on write during run ..... 3-45
3.8.4 Notes on writing subprogram ..... 3-46
3.9 Using Interrupt Programs ..... 3-47
3.9.1 Notes on writing interrupt programs ..... 3-49
3.10 Using Annunciators ..... 3-50
3.11 Offline Switch ..... 3-51
4. INSTRUCTIONS ..... $4-1 \sim 4-30$
4.1 Classification ..... 4-1
4.2 Instruction List ..... 4-2
4.2.1 Explanation for instructions lists ..... 4-2
4.2.2 Sequence instructions ..... 4-5
4.2.3 Basic instructions ..... 4-8
4.2.4 Application instructions ..... 4-13
4.3 Instruction Structure ..... 4-19
4.4 Bit Processing ..... 4-21
4.4.1 1-bit processing ..... 4-21
4.4.2 Digit specification processing ..... 4-21
4.5 Word Processing ..... 4-22
4.5.1 16-bit processing ..... 4-22
4.5.2 32-bit processing ..... 4-23
4.6 Handling of Numeric Values ..... 4-24
4.7 Index Qualification ..... 4-26
4.8 Subset Processing ..... 4-27
4.9 Operation Error ..... 4-27
4.10 Instruction Format ..... 4-29
5. SEQUENCE INSTRUCTIONS ..... $5-1 \sim 5-64$
5.1 Contact Instructions ..... 5-2
5.1.1 Operation start, series connection, parallel connection (LD, LDI, AND, ANI, OR, ORI) ..... 5-2
5.2 Connection Instructions ..... 5-5
5.2.1 Ladder block series connection, parallel connection (ANB, ORB) ..... 5-5
5.2.2 Operation result push, read, pop (MPS, MRD, MPP) ..... 5-9
5.3 Output Instructions ..... 5-14
5.3.1 Bit device, timer, counter output (OUT) ..... 5-14
5.3.2 Bit device set, reset (SET, RST) ..... 5-18
5.3.3 Edge-triggered differential output (PLS, PLF) ..... 5-22
5.3.4 Bit device output reverse (CHK) ..... 5-24
5.4 Shift Instructions ..... 5-26
5.4.1 Bit device shift (SFT, SFTP) ..... 5-26
5.5 Master Control Instructions ..... 5-28
5.5.1 Master control set, reset (MC, MCR) ..... 5-28
5.6 Program Branch Instructions ..... 5-30
5.6.1 Conditional jump, unconditional jump (CJ, SCJ, JMP) ..... 5-30
5.6.2 Subroutine call, return (CALL, CALLP, RET) ..... 5-34
5.6.3 Interrupt enable, disable, return (EI, DI, IRET) ..... 5-36
5.6.4 Microcomputer program call (SUB, SUBP) ..... 5-39
5.7 Program Switching Instructions ..... 5-41
5.7.1 Main $\longleftrightarrow$ subprogram switching (CHG) ..... 5-41
5.8 FOR ~ NEXT Instructions ..... 5-49
5.8.1 FOR ~ NEXT (FOR, NEXT) ..... 5-49
5.9 Link Refresh Instructions ..... 5-51
5.9.1 Link refresh (COM) ..... 5-51
5.9.2 Link refresh enable, disable (EI, DI) ..... 5-53
5.9.3 Partial refresh (SEG) ..... 5-55
5.10 Termination Instructions ..... 5-57
5.10.1 Main routine program termination (FEND) ..... 5-57
5.10.2 Sequence program termination (END) ..... 5-59
5.11 Other Instructions ..... 5-61
5.11.1 Sequence program stop (STOP) ..... 5-61
5.11.2 No operation (NOP) ..... 5-63
6. BASIC INSTRUCTIONS ..... $6-1 \sim 6-55$
6.1 Comparison Operation Instructions ..... 6-2
6.1.1 16-bit data comparison ( $=,\langle \rangle,\rangle,<=,<,>=$ ) ..... 6-4
6.1.2 32-bit data comparison ( $D=, D<>, D>, D<=, D<, D>=$ ) ..... 6-6
6.2 Arithmetic Operation Instructions ..... 6-8
6.2.1 BIN 16-bit addition, subtraction (+, +P, 一, -P) ..... 6-10
6.2.2 BIN 32-bit addition, subtraction ( $D+$, $D+P, D-, D-P$ ) ..... 6-13
6.2.3 BIN 16-bit multiplication, division ( $\not$, $\not$ P, /, /P) ..... 6-16
6.2.4 BIN 32-bit multiplication, division ( $D *$, $D * P, D /, D / P$ ) ..... 6-19
6.2.5 BCD 4-digit addition, subtraction ( $B+, B+P, B-, B-P$ ) ..... 6-22
6.2.6 $B C D$ 8-digit addition, subtraction ( $D B+, D B+P, D B-, D B-P$ ) ..... 6-25
6.2.7 BCD 4-digit multiplication, division ( $B \notin, B \notin P, B / B / P$ ) ..... 6-28
6.2.8 BCD 8-digit multiplication, division ( $D B \not \subset, D B \not \subset P, D B /, D B / P$ ) ..... 6-31
6.2.9 16-bit BIN data increment, decrement (INC, INCP, DEC, DECP) ..... 6-34
6.2.10 32-bit BIN data increment, decrement (DINC, DINCP, DDEC, DDECP) ..... 6-36
6.3 BCD $\leftrightarrow$ BIN Conversion Instructions ..... 6-38
6.3.1 BIN data $\rightarrow$ BCD 4-, 8-digit conversion (BCD, BCDP, DBCD, DBCDP) ..... 6-39
6.3.2 BCD 4-, 8-digit $\rightarrow$ BIN data conversion (BIN, BINP, DBIN, DBINP) ..... 6-42
6.4 Data Transfer Instructions ..... 6-45
6.4.1 16-, 32-bit data transfer (MOV, MOVP, DMOV, DMOVP) ..... 6-46
6.4.2 16-, 32-bit data negation transfer (CML, CMLP, DCML, DCMLP) ..... 6-48
6.4.3 16-bit data block transfer (BMOV, BMOVP, FMOV, FMOVP) ..... 6-51
6.4.4 16-, 32-bit data exchange ( $\mathrm{XCH}, \mathrm{XCHP}, \mathrm{DXCH}, \mathrm{DXCHP}$ ) ..... 6-54
7. APPLICATION INSTRUCTIONS ..... $7-1 \sim 7-96$
7.1 Logical Operation Instructions ..... 7-2
7.1.1 16-, 32 -bit data logical product (WAND, WANDP, DAND, DANDP) ..... 7-3
7.1.2 16-, 32-bit data logical add (WOR, WORP, DOR, DORP) ..... 7-7
7.1.3 16-, 32-bit data exclusive logical add (WXOR, WXORP, DXOR, DXORP) ..... 7-11
7.1.4 16-, 32-bit data NOT exclusive logical add (WXNR, WXNRP, DXNR, DXNRP) ..... 7-15
7.1.5 BIN 16-bit data 2 's complement (NEG, NEGP) ..... 7-19
7.2 Rotation Instructions ..... 7-21
7.2.1 16-bit data right rotation (ROR, RORP, RCR, RCRP) ..... 7-22
7.2.2 16-bit data left rotation (ROL, ROLP, RCL, RCLP) ..... 7-24
7.2.3 32-bit data right rotation (DROR, DRORP, DRCR, DRCRP) ..... 7-26
7.2.4 32-bit data left rotation (DROL, DROLP, DRCL, DRCLP) ..... 7-28
7.3 Shift Instructions ..... 7-30
7.3.1 16-bit data $n$-bit right shift, left shift (SFR, SFRP, SFL, SFLP) ..... 7-31
7.3.2 $n$-bit data 1-bit right shift, left shift (BSFR, BSFRP, BSFL, BSFLP) ..... 7-33
7.3.3 n-word data 1-word right shift, left shift (DSFR, DSFRP, DSFL, DSFLP) ..... 7-35
7.4 Data Processing Instructions ..... 7-37
7.4.1 16-bit data search (SER, SERP) ..... 7-38
7.4.2 16-, 32-bit data bit check (SUM, SUMP, DSUM, DSUMP) ..... 7-40
7.4.3 $8 \leftrightarrow 256$-bit decode, encode (DECO, DECOP, ENCO, ENCOP) ..... 7-42
7.4.4 7 segment decode (SEG) ..... 7-44
7.4.5 Word device bit set, reset (BSET, BSETP, BRST, BRSTP) ..... 7-46
7.4.6 16-bit data dissociation, association (DIS, DISP, UNI, UNIP) ..... 7-48
7.4.7 ASCll code conversion (ASC) ..... 7-51
7.5 FIFO Instructions ..... 7-53
7.5.1 FIFO table write, read (FIFW, FIFWP, FIFR, FIFRP) ..... 7-54
7.6 Buffer Memory Access Instructions ..... 7-58
7.6.1 Special function module 1-, 2-word data read (FROM, FROMP, DFRO, DFROP) ..... 7-59
7.6.2 Special function module 1-, 2-word data write (TO, TOP, DTO, DTOP) ..... 7-61
7.7 Local, Remote I/O Station Access Instructions ..... 7-63
7.7.1 Local station data read, write (LRDP, LWTP) ..... 7-64
7.7.2 Remote I/O station data read, write (RFRP, RTOP) ..... 7-68
7.8 Display Instructions ..... 7-71
7.8.1 ASCII code print instructions (PR, PRC) ..... 7-73
7.8.2 ASCII code comment display instructions (LED, LEDC) ..... 7-79
7.8.3 Character display instructions (LEDA, LEDB) ..... 7-82
7.8.4 Annunciator reset instruction (LEDR) ..... 7-84
7.9 Other Instructions ..... 7-86
7.9.1 WDT reset (WDT, WDTP) ..... 7-87
7.9.2 Status latch set, reset (SLT, SLTR) ..... 7-89
7.9.3 Sampling trace set, reset (STRA, STRAR) ..... 7-91
7.9.4 Carry flag set, reset (STC, CLC) ..... 7-93
7.9.5 Pulse regeneration instruction (DUTY) ..... 7-95
8. MICROCOMPUTER PROGRAM ..... $8-1 \sim 8-11$
8.1 Specifications of Microcomputer Mode ..... 8-1
8.2 Using Utility Program ..... 8-2
8.3 Using User-Written Microcomputer Program ..... 8-4
8.3.1 Memory map ..... 8-5
8.3.2 Data memory area address configuration ..... 8-5
8.3.3 Configuration of data memory area ..... 8-6
APPENDICES ..... APP-1 ~ APP-32
APPENDIX 1 Operation Processing Time ..... APP-1
1.1 Sequence instructions ..... APP-2
1.2 Basic instructions ..... APP-5
1.3 Application instructions ..... APP-10
APPENDIX 2 Self-Diagnosis ..... APP-17
APPENDIX 3 Error Code List ..... APP-19
3.1 Error code reading procedure ..... APP-19
3.2 Error code list ..... APP-21
APPENDIX 4 ASCII Code Table ..... APP-25
APPENDIX 5 Formats of Program Sheets ..... APP-26

## 1. INTRODUCTION

This manual describes performances, functions, instructions, etc. required for programming the MELSEC-A series programmable controllers.

This manual applies to the following CPU models:
A1N, A2N, A3NCPU
A3HCPU
"ACPU" in this manual indicates that the corresponding item applies to any of the above CPUs.

The MELSEC-A series PC parameters are used to specify the required functions, device ranges, etc.
Default value may be used as they are or may be changed as required.

The MELSEC-A series PC programs are classified as indicated below. Subprograms may only be written with the A3N, and A3HCPU.

|  |  |  | Main routine program |
| :---: | :---: | :---: | :---: |
|  |  | Sequence program | Subroutine program |
|  | Main program |  | Interrupt program |
|  |  | Microcomputer | Utility program |
| User |  | program | User-written microcomputer program |
|  |  | Subsequence | Main routine program |
|  |  | program | Subroutine program |
|  | Subprogram |  | Interrupt program |
|  |  | Submicrocomputer program | User-written microcomputer program |

### 1.1 Performance List



Table 1.1 Performance List (Continue)

| A3NCPU | A3HCPU | Remarks |
| :---: | :---: | :---: |
| Stored program, repeated operation |  |  |
| Refresh/direct mode selected |  |  |
| Language dedicated to sequence control (Relay symbol language, logic symbolic language, MELSAP language) | Language dedicated to sequence control (Relay symbol language, logic symbolic language) |  |
| 22 |  |  |
| 132 |  |  |
| 109 | 107 |  |
| Direct mode: 1.0 to 2.3 Refresh mode: 1.0 | Direct mode: 0.2 to 2 Refresh mode: 0.2 to 0.4 |  |
| 2048 |  |  |
| Can be set in 10 ms increments between 10 and 2000 ms . | 200 ms only |  |
| Same as memory cassette capacity |  |  |
| 30K max. |  |  |
| 30K max. |  |  |
| 58 K max. for main and subprograms |  |  |
| 1000 (M0 to 999) |  |  |
| 1048 (L1000 to 2047) $\quad\left(\begin{array}{l}M+\mathrm{L}+\mathrm{S}=2048 \\ \text { (Set in parameters) }\end{array}\right.$ |  |  |
| Depends on parameter setting (Defaults to 0) (10) |  |  |
| 1024 (B0 to 3FF) |  |  |
| 256 |  |  |
| $\left.\begin{array}{l}\text { 100ms timer: } 0.1 \text { to } 3276.7 \text { setting time (T0 to 199) } \\ 10 \mathrm{~ms} \text { timer: } 0.01 \text { to } 327.67 \text { setting time (T200 to } 255 \text { ) } \\ 100 \mathrm{~ms} \text { retentive timer: } 0.1 \text { to } 3276.7 \text { setting time }\end{array}\right\}$ Set in parameters |  |  |
| 256 |  |  |
| $\left.\begin{array}{c} \text { Normal counter: } 1 \text { to } 32767 \text { setting range (CO to 255) } \\ \text { Interrupt counter (used in interrupt program): } \\ 1 \text { to } 32767 \text { setting range } \end{array}\right\} \text { Set in parameters }$ | Normal counter: 1 to 32767 setting range ( $C 0$ to 255) Interrupt counter (used to count the number of interrupts): 1 to 32767 setting range (C224 to 255 may be used) |  |
| 1024 (D0 to 1023) |  |  |
| 1024 (W0 to 3FF) |  |  |
| 256 (F0 to 255) |  |  |
| 8192 max. (R0 to 8191) |  |  |
| 2 (A0, A1) |  |  |
| $2(\mathrm{~V}, \mathrm{Z})$ |  |  |
| 256 (PO to 255) |  |  |
| 32 (10 to 31) |  |  |
| 256 (M9000 to 9255) |  |  |
| 256 (D9000 to 9255) |  |  |
| 4032 max. (Set in units of 64 points) |  |  |
| Watch dog error monitor, memory error detection, CPU error detection, I/O error detection, battery error detection, etc. |  |  |
| 20 |  |  |

Table 1.1 Performance List

### 1.2 Function List

| Type <br> Item |  | A1NCPU | A2NCPU |
| :---: | :---: | :---: | :---: |
| Status latch (byte) | Memory capacity | None | 16K max. |
|  | Data memory |  | None or 8K max. selected |
|  | File register |  | None or 8K max. selected |
| Sampling trace | Memory capacity (byte) | None | 8K max. |
|  | Device setting |  | Device number |
|  | Execution condition |  | Per scan or per hour selected |
|  | Sampling count (number of times) |  | 1024 max. (128 increments) |
| Offline switch memory (point) |  | $\begin{aligned} & 256 \text { for } Y \\ & 2048 \text { for } M, L, S \\ & 1024 \text { for } B \\ & 256 \text { for } F \end{aligned}$ | $\begin{aligned} & 512 \text { for } Y \\ & 2048 \text { for } M, L, S \\ & 1024 \text { for } B \\ & 256 \text { for } F \end{aligned}$ |
| Remote run/pause |  | None or X0 to FF selected | None or X0 to 1FF selected |
| Operation mode at the time of error |  | Stop/run selected |  |
| Output mode switching from STOP to RUN |  | Output data at the time of STOP restored/output after operation execution selected |  |
| Constant scan (ms) (Program execution at given time intervals) |  | May be set 10 increments between 10 and 2000. |  |
| Latch range setting |  | Allowed for B0 to 3FF, TO to 255, CO to 255, D0 to 1023, W0 to 3FF |  |
| Step run |  | Break point setting and run per instruction can be executed. |  |
| Clock |  | Year, month, day, hour, minute, second, and day of the week can be written to and read from the special register. |  |

Table 1.2 Function List (Continue)

| A3NCPU | A3HCPU | Remarks |
| :---: | :---: | :---: |
| 24K max. |  |  |
| None or 8 K max. selected |  |  |
| None or 16 K max. selected |  |  |
| 8 K max. |  |  |
| Device number |  |  |
| Per scan or per hour selected |  |  |
| 1024 max. (128 increments) |  |  |
| 2048 for $Y$ 2048 for $M, L, S$ 1024 for $B$ 256 for $F$ | ```2048 for \(Y\) 2048 for M, L 1024 for B 256 for \(F\)``` |  |
| None or X0 to 7FF selected |  |  |
| Stop/run selected |  |  |
| Output data at the time of STOP restored/output after operation execution selected |  |  |
| May be set in 10 increments between 10 and 2000. | May be set in 10 increments between 10 and 190. |  |
| Allowed for B0 to 3FF, T0 to 255, C0 to 255, D0 to 1023, W0 to 3FF |  |  |
| Break point setting and run per instruction can be executed. |  |  |
| Year, month, day, hour, minute, second, and day of the | eek can be written to and read from the special register. |  |

Table 1.2 Function List

## 2. DESCRIPTION OF DEVICES

### 2.1 Device List

Items marked $*$ in the table are enabled, or their ranges assigned, in the PC parameters using the peripheral equipment. For details of parameter setting, see Section 3.5 "Parameter Setting."

| Type <br> Device |  |  | A1NCPU | A2NCPU | A3N, A3HCPU | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | X | Input | $\begin{gathered} X, Y 0 \text { to } F F \\ (X+Y=256 \text { points }) \end{gathered}$ | $\begin{gathered} X, Y 0 \text { to } 1 \mathrm{FF} \\ (X+Y=512 \text { points }) \end{gathered}$ | $\begin{gathered} X, Y 0 \text { to } 7 F F \\ (X+Y=2048 \text { points }) \end{gathered}$ | $X, Y$ numbers are in hexadecimal. |
|  | Y | Output |  |  |  |  |
|  | M | Special relay | M9000 to 9255 (256 points) |  |  |  |
| * |  | Internal relay | M0 to 999 (1000 points) |  |  | The function of step relays is identical to that of internal relays. |
| * | L | Latch relay | L1000 to 2047 (1048 points) |  |  |  |
| * | S | Step relay | Set in parameters (Defaults to 0 point) |  |  |  |
|  | B | Link relay | B0 to 3FF (1024 points) |  |  | B numbers are in hexadecimal. |
|  | F | Annunciator | F0 to 255 (256 points) |  |  |  |
| * | T | 100 ms timer | T0 to 199 (200 points) |  |  | There are 256 points of timers and counters, respectively. |
|  |  | 10 ms timer | T200 to 255 (56 points) |  | $\left(\begin{array}{c} (100 \mathrm{~ms}+10 \mathrm{~ms}+ \\ 100 \mathrm{~ms} \text { retentive timers } \\ =256 \text { points }) \end{array}\right)$ |  |
|  |  | 100 ms retentive timer | Set in parameters (Defaults to 0 point) |  |  |  |
|  | C | Counter | C0 to 255 (256 points) (Counters + interrupt counters $=256$ points) |  |  |  |
| * |  | Interrupt counter | Set in parameters (Defaults to 0 point) Counter for use in interrupt program |  | Counter used to count the number of interrupt signals |  |
|  | D | Data register | D0 to 1023 (1024 points) |  |  |  |
|  |  | Special register | D9000 to 9255 (256 points) |  |  |  |
|  | W | Link register | W0 to 3FF (1024 points) |  |  | W numbers are in hexadecimal. |
| * | R | File register | - | Set in parameters (Defaults to 0 point) 1 to 4 K points | Set in parameters (Defaults to 0 point) 1 to 8 K points |  |
|  | A | Accumulator |  | A0, A1 (2 points) |  |  |
|  | Z | Index register | Z (1 point) |  |  |  |
|  | V |  | $V$ (1 point) |  |  |  |
|  | N | Nesting | NO to 7 (8 levels) |  |  |  |
|  | P | Pointer | P0 to 255 (256 points) |  |  |  |
|  | 1 | Interrupt pointer | 10 to 31 (32 points) |  |  |  |
| K |  | Decimal constant | K-32768 to 32767 (16 bit instruction) |  |  |  |
|  |  | K-214783648 to 214783647 ( 32 bit instruction) |  |  |  |  |
| H |  |  | Hexadecimal constant | H0 to FFFF ( 16 bit instruction) |  |  |  |
|  |  | H0 to FFFFFFFF ( 32 bit instruction) |  |  |  |  |

Table 2.1 Device List

### 2.2 Input/Output $\mathrm{X}, \mathrm{Y}$

Via the inputs and outputs, communication is made between the PC and external equipment.
Inputs are used to receive ON/OFF data for use in the program from external devices to the input modules. Outputs are used to provide program operation results from the output modules to the external devices.
(1) Input $X$

1) Inputs give commands and data from external devices (e.g. pushbuttons, select switches, limit switches, digital switches) to the PC .
2) Regarding that one point of input incorporates a virtual relay Xn in the PC, the N/O contact and N/C contact of that Xn are used in the program.
3) There is no restriction on the number of N/O contacts and $\mathrm{N} / \mathrm{C}$ contacts of Xn used in the program.


Fig. 2.1 Inputs (X)
(2) Output Y

1) Outputs provide program control results to external devices (e.g. solenoids, magnetic switches, signal lamps, digital indicators).
2) Outputs can be fetched to the outside as an equivalent to one N/O contact.
3) There is no restriction on the number of N/O contacts and N/C contacts of Yn used in the program.


Fig. 2.2 Outputs (Y)

### 2.3 Internal Relay M, Latch Relay L, Step Relay S

Auxiliary relays for use in the PC. There is no limit to the number of contacts (NO, NC contacts) used in the program.
(1) Internal relay $M$, step relay $S$

1) Cannot be latched. Hence, all internal relays are switched off if the PC is switched on, reset or latch-cleared.
(2) Latch relay L
2) Battery backed, i.e. operation results are retained if the PC is switched on or reset.
3) Latch-clear to switch off the latch relays from the external device.

### 2.4 Link Relay B

1) Internal relay for use in a data link system.
2) The ON/OFF data of the link relays used in a data link system can be read by switching them on/off as coils in the host (master, local station) and as contacts in other stations (master, local stations). Link relays thus allow ON/OFF data to be transferred between the master and local stations.
3) The link range (range of link relays for use as coils in each station) must be set to the master station. Link relays outside the link range may be used as internal relays.
4) There is no restriction on the number of N/O contacts and N/C contacts of link relay used in the program.


Fig. 2.3 Assignment of Link Relays

### 2.5 Annunciator F

1) Used to detect a fault. By writing a fault detection program using annunciators, annunciators are scanned by the fault detection program during run and the corresponding annunciator is switched on if a fault occurs.
2) The earliest annunciator ( $F$ ) number detected is written to special register D9009.
3) F numbers detected are stored to registers D9125 to D9132 in the order in which they occur on a First In First Out basis.
4) The D9124 value is incremented by 1 each time any of $F 0$ to 255 is switched on and is decremented by 1 each time the RSF F or LED instruction is executed (or by pressing the INDICATOR RESET switch on the A3N, A3HCPU front panel).
5) By resetting the F number in D9009,

- The reset $F$ number coil is switched off.
- The next earliest $F$ number detected, if any, is stored to D9009.

6) Execute the RST F? instruction to reset the detected annunciator coil.

### 2.6 Timer T

Up-timing timer which begins timing when its coil is switched on and times out when the present value reaches the set value. The timer contacts close when the timer times out.
(1) $100 \mathrm{~ms}, 10 \mathrm{~ms}$ timers

1) The present value is reset to 0 and the contacts open when the coil is switched off.


Fig. 2.4 Timing Chart
(2) 100 ms retentive timer

1) Used to time the coil ON period. Therefore, the present value and contact status are retained if the coil is switched off. Timing is resumed at the retained present value when the coil is switched on.
2) Use the RST T instruction to clear the present value and open the contacts.

### 2.6.1 Timer processing and accuracy

1) With continuity in front of a timer coil, the timer present value and contact status are updated after the execution of the END (or FEND) instruction and the timer contacts close after the timer has timed out.
2) When the continuity is removed from in front of the timer coil, the present value is reset to 0 (retentive timers retain their present value and are reset using the RST command), and the timer contacts open.
3) The timer present value is cleared and the contacts open when the timer is reset by the RST instruction.
4) If a timer is jumped, as in the example below, after it has started timing, it continues to time even if the preceding continuity is removed. (This is because the PC is no longer scanning the jumped program area.)


Fig. 2.5 Timer Processing
5) The timer present value update timing and accuracy in direct and refresh modes are explained on the following pages.
When the input $(X)$ is used as a condition contact in front of the timer coil, accuracy differs between modes. For any other device used as a condition contact, see direct mode processing.
(1) Present value update timing and accuracy in direct mode

1) Timer accuracy depends on the timer and scan time.

| Timer Type | Scan Time T | Accuracy |
| :---: | :---: | :---: |
| 10 ms | $T<10 \mathrm{~ms}$ | +2 scan time to -10 ms |
| 10 ms | $T \geqq 10 \mathrm{~ms}$ | +2 scan time to -1 scan time |
| 100 ms, <br> 100 ms retentive | $T<100 \mathrm{~ms}$ | +2 scan time to -100 ms |
| 100 ms, <br> 100 ms retentive | $T \geqq 100 \mathrm{~ms}$ | +2 scan time to -1 scan time |

2) The following example indicates the present value update timing and accuracy with a 10 ms timer used in the program of 10 ms or more scan time.


Fig. 2.6 Timer Timing

T203 time-out period includes the following errors:
*1: 10 ms timer error ( +1 scan time)
*2: Error depending on timing of timer input continuity and location of the OUT $\mathrm{T}_{\mathrm{C}}$. instruction in program ( $\pm 1$ scan time)

Accuracy is therefore ${ }_{-1}^{+2}$ scan time $\quad{ }_{(i m e}^{(0.05} \quad$ seconds in Fig. 2.6).
3) Contact status is updated only after the END instruction is processed, regardless of the timer coil status during any scan.
(2) Update timing and accuracy in refresh mode

1) Timer accuracy is +2 scan time independently of the timer and scan time.
2) The following example indicates the present value update timing and accuracy by using a 10 ms timer in a program of 10 ms or more scan time.


Fig. 2.7 Timer Timing
T203 time-out period includes the following errors:
*1: 10 ms timer error ( +1 scan time)
*2: Error depending on timing of timer input continuity and location of the OUT $\mathrm{T}^{?}$ ? instruction in program ( $\pm 1$ scan time)
Accuracy is therefore +2 scan time ( +0.05 seconds in Fig. 2.7)
3) Contact status is updated only after the END instruction is processed, regardless of the timer coil status during any scan.

### 2.7 Counter C

1) Up counter which counts out when the count value reaches the set value.
2) The counter counts the leading edges of pulses driving its coil and counts once only when the coil is switched from off to on.
3) When the counter coil is switched on, the counter present value and contact status are updated after the END (FEND) instruction is executed.
4) The count value is not cleared if the coil is switched off. Use the RST C: $\because$ instruction to clear the count value and update the contact status.

Ladder example


Fig. 2.8 Count Ladder

### 2.7.1 Maximum counting speed of normal counter

(1) Count value update timing in direct mode


Fig. 2.9 Counter Counting
The maximum counting speed of the counter depends on the scan time. Counting is only possible if the input condition is on for more than one scan time.

Maximum counting speed (Cmax.) $=\frac{\mathrm{n}}{100} \times \frac{1}{\mathrm{ts}}(\mathrm{times} / \mathrm{sec})$
n : duty (\%), For details, see Fig. 2.12.
ts: Program scan time (sec)
(2) Count value update timing in refresh mode


Fig. 2.10 Counter Counting

$$
\text { Maximum counting speed (Cmax.) }=\frac{\mathrm{n}}{100} \times \frac{1}{\mathrm{ts}}(\text { times } / \mathrm{sec})
$$

n : duty (\%), For details, see Fig. 2.12.
ts: Program scan time (sec)

### 2.8 Counter C for Interruption

Two types of interrupt counter are available. One is used in the interrupt program and the other counts the number of interrupt signals.
The interrupt program counter may be used with the A1N, A2N and A3NCPU. The interrupt signal counter may be used with the A3HCPU.

### 2.8.1 Interrupt program counter

1) When a counter coil is switched on, the counter present value and contact status are updated after the IRET instruction is executed.
A counter counts the leading edges of the pulses driving its coil and counts once only when its input condition changes from off to on.


Fig. 2.11 Counting Method of Counter for Interruption
2) The maximum counting speed of the interrupt counter depends on the interrupt signal interval. Counting is only possible if the input condition is on for more than the interrupt signal interval.

Maximum counting speed $(C \max )=.\frac{n}{100} \times \frac{1}{\mathrm{ti}}($ times/sec)

$$
\text { where, } \begin{aligned}
\mathrm{n} & =\text { duty }(\%) \\
\mathrm{ti} & =\text { interrupt signal interval (sec) }
\end{aligned}
$$

Duty is the ratio of the input signal's on time to off time as a percentage.

$$
\begin{aligned}
& \text { If } T 1 \leqq T 2 \quad n=\frac{T 1}{T 1+T 2} \times 100[\%] \\
& \text { If } T 1>T 2 \quad n=\frac{T 2}{T 1+T 2} \times 100[\%]
\end{aligned}
$$



1) C 244 to C 255 may used as interrupt signal counters. The counter present value and contact status are updated when an interrupt occurs.
2) Interrupt pointers may assigned to counters as shown below. The corresponding counter counts when any interrupt relevant to the interrupt pointer occurs. For details of the interrupt pointers, see Section 2.16.

| Interrupt <br> Pointer | Interrupt <br> Counter | Interrupt <br> Pointer | Interrupt <br> Counter | Interrupt <br> Pointer | Interrupt <br> Counter | Interrupt <br> Pointer | Interrupt <br> Counter |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | C 224 | 18 | C 232 | 116 | C 240 | 124 | C 248 |
| 11 | C 225 | 19 | C 233 | 117 | C 241 | 125 | C 249 |
| 12 | C 226 | 110 | C 234 | 118 | C 242 | 126 | C 250 |
| 13 | C 227 | 111 | C 235 | 119 | C 243 | 127 | C 251 |
| 14 | C 228 | 112 | C 236 | 120 | C 244 | 128 | C 252 |
| 15 | C 229 | 113 | C 237 | 121 | C 245 | 129 | C 253 |
| 16 | C 230 | 114 | C 238 | 122 | C 246 | I 30 | C 254 |
| 17 | C 231 | 115 | C 239 | 123 | C 247 | 131 | C 255 |

3) Counters C224 to C255 may be used as interrupt signal counters by setting parameters in 1 point increments.
4) An interrupt program cannot be written to an interrupt pointer (I) to which an interrupt counter has been allocated.
5) The interrupt signal counter does not count during any of the following:

- Instruction execution.
- END processing interrupt disable area (timer, counter present value update, etc.).
- Interrupt program processing.

6) The maximum counting speed can be calculated using the longest processing time of the following:

- Instruction with the longest processing time present in the program
- END processing interrupt disable area ..... max. 2ms
- Interrupt program processing time

Max. counting speed $=\frac{1}{(\text { max. processing time of the above })+(500 \mu \mathrm{~s} \times \text { number of interrupt counters) }}$ (PPS)

## Example:

The END processing time is 2 ms . If the max. instruction processing time is 0.3 ms , a program is not written during run, there is no interrupt program, and two interrupt counters are used.

Max. counting speed $=\frac{1}{0.002+0.0005 \times 2} \fallingdotseq 333$ (PPS)
Hence, the highest speed pulse train which may be reliably read by the A3HCPU, with the above conditions is 333 pulses/sec.

7) In order to use an interrupt counter, the following program rung must be written after the FEND and before the END instructions in addition to parameter setting.


Interrupt should be kept enabled by executing the EI instruction at the program head.
8) - The interrupt counter contact may be used at any location in the sequence program.

- The interrupt counter keeps counting after the count value reaches the set value.
- The count value can be transferred using the MOV instruction, etc. in the sequence program.
- The count value is reset to 0 by executing the RST instruction located before the FEND instruction in the sequence program.

9) Using many interrupt counters may increase the sequence program processing time and cause "WDT ERROR." In this case, the number of interrupt counters must be reduced or the input pulse counting speed lowered.

### 2.9 Data Register D

1) The data register is a memory which stores data inside the PC.
2) Data registers consist of 16 bits and allow read and write operations requiring 16 bits.
3) When 32 -bit data is handled, two registers are used. The data register number specified by the 32 -bit instruction contains the lower 16 bits and the specified data register number +1 contains the upper 16 bits.

Example: This example shows a circuit which uses the DMOV instruction.

| Ladder example |  |
| :---: | :---: |
|  | DMOV K8X0 00 |
| Storage of data |  |
|  | D1 ${ }^{\text {D }}$ D0 |
|  | $\begin{array}{\|l\|l\|} \hline \text { Upper } 16 \text { bits } & \text { Lower } 16 \text { bits } \\ \hline(\mathrm{X} 1 \mathrm{~F} \text { to } \mathrm{X} 10) & (\mathrm{XF} \text { to } \mathrm{X0}) \\ \hline \end{array}$ |

4) The data stored by the sequence program is retained until other data is stored.
5) The data stored in the data register is cleared by turning on the power or moving the RESET switch to the "RESET" position.
The latched data registers are cleared by moving the RESET switch to the "LATCH CLEAR" position with the RUN key switch located at the STOP position.
6) The following devices can be used as data registers. (if not utilized)

- Unused timers (T) and counters (C)
- File registers $(R)$ in the range specified by parameter setting
- Link registers (W) which are not used for data link
- Index registers (Z, V)
- Accumulators (A0, A1)


## REMARKS

When the power failure compensation (latch) is required for the data registers, it can be set by the parameter setting of peripheral equipment.

### 2.10 Link Register W

1) Data register for use with the data link.
2) In a data link system, data is written to link registers at the host (master, local station) and read from link registers at the other stations (master, local stations). Link registers thus allow data to be transferred between the master and local stations.
3) Before using link registers, the link range must be set to the master station.
Link registers outside the link range may be used as data registers at each station.
4) Link registers consist of 16 bits and allow read and write operations requiring 16 bits. When 32-bit data is handled, two registers are used. The link register number specified by the 32-bit instruction contains the lower 16 bits and the specified link register number +1 contains the upper 16 bits.
5) The data stored in the link register is cleared by turning on the power or moving the RESET switch to the "RESET" position.
The latched link registers are cleared by moving the RESET switch to the "LATCH CLEAR" position with the RUN key switch located at the STOP position.


Fig. 2.12 Assignment of Link Registers

### 2.11 File Register R

1) Used as extra data registers in the user memory area of the memory cassette.
2) Like the data register, the file register can be used in the sequence program.
3) File registers consist of 16 bits and allow read and write operations requiring 16 bits. When 32-bit data is handled, two registers are used. The file register number specified by the 32-bit instruction contains the lower 16 bits and the specified file register number +1 contains the upper 16 bits.
4) Data stored in any file register remains unchanged if the power is switched off, and is not cleared if the power is switched on or the RESET switch is set to the "RESET" or "LATCH CLEAR" position with the RUN key switch located at STOP position.
5) To clear the file register, write 0 by use of the FMOV(P) instruction. (For the FMOV(P) instruction, refer to Fig. 6.4.3.)

Example: This example shows the clearing of RO to 1023 (1K points).

## Ladder example



Fig. 2.13 File Register Clear Ladder Example

## POINT

To use the file registers, it is required to set the number of file register points.

### 2.12 Accumulator A

1) The accumulator is a data register which stores the operation results of basic instructions and application instructions. Basic instructions and application instructions, of which operation results are stored, are as indicated below.

| Instruction | Ref. page | Instruction | Ref. page | Instruction | Ref. page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SER | 7-38 to 7-39 | DROR | 7-26 to 7-27 | RCL | 7-24 to 7-25 |
| SERP |  | DRORP |  | RCLP |  |
| SUM | 7-40 to 7-41 | RCR | 7-22 to 7-23 | DROL | 7-28 to 7-29 |
| SUMP |  | RCRP |  | DROLP |  |
| DSUM | 7-40 to 7-41 | DRCR | 7-26 to 7-27 | DRCL | 7-28 to 7-29 |
| DSUMP |  | DRCRP |  | DRCLP |  |
| ROR | 7-22 to 7-23 | ROL | 7-24 to 7-25 |  |  |
| RORP |  | ROLP |  |  |  |  |

2) When an instruction other than the above is used, the accumulator can be used in the sequence program as a register equivalent to the data register.
3) The accumulator consists of 16 bits and allows read and write operations in units of 16 bits.
4) The accumulators are available in two points (A0, A1). In the 32-bit instruction, A0 stores the lower 16 bits and A1 stores the upper 16 bits. Therefore, A1N cannot be specified for the 32 -bit instruction.
5) The contents of accumulator are cleared by turning on the power or moving the RESET switch on the front of CPU to the "RESET" position.
Accumulators are also cleared by setting the RESET switch to the "LATCH CLEAR" position with the RUN key switch located at the STOP position.

### 2.13 Index Registers Z, V

1) The index registers are used for the qualification of devices ( $\mathrm{X}, \mathrm{Y}, \mathrm{M}, \mathrm{L}, \mathrm{S}, \mathrm{B}, \mathrm{F}, \mathrm{T}, \mathrm{C}, ~ D, ~ W, ~ R, ~ K, ~ H, ~ P) . ~$
Note that when used with any bit device, the index register may only be used to specify the digit.


Fig. 2.14 Index Register Qualification Ladder
2) The index registers can be used for the sequence program like the data registers.
3) The index register is 1 point and consists of 16 bits. Write and read operations can be performed per 16 bits.
4) There are 2 points ( $Z, V$ ) of index registers. In a 32 -bit instruction, $Z$ is lower 16 bits and $V$ is upper 16 bits. Therefore, V cannot be specified by the 32 -bit instruction.

Example: Indicates an example by use of the DMOV instruction.

5) The contents of index registers are cleared when the power is turned on or by moving the RESET switch on the CPU front to the "RESET" position.
The index registers are also cleared by setting the RESET switch to the "LATCH CLEAR" position when the RUN key switch located at the STOP position.

### 2.14 Nesting N

1) A loop of master controls to several levels.
2) The MC to MCR ladder has various input conditions with contacts provided at the bus.
3) Nesting ( $N$ ) numbers should be used in serial order.

(1) The condition, by which each master control turns on, is as indicated below.


Fig. 2.15 Master Control Nesting
4) When the master control is off, the states of timers and counters are as follows:

- 100 ms timer, 10 ms timer: Count value turns to 0 .
- 100 ms retentive timer: Remains at the present count value.
- Counter: Remains at the present count value.
- OUT instruction: All are turned off.
2.15 Pointer P

1) The pointer indicates the jump destination of branch instruction (CJ, SCJ, CALL, JMP) and the pointer number attached to the beginning of jump destination is referred to as a label.
2) The same label cannot be used multiple times. Multiple use results in error.
3) P255 always indicates END
(P255 can be used as a device of CJ, SCJ instruction, etc. However, it cannot be used as a label. Also, P255 cannot be used as the device of CALL instruction.)


Fig. 2.16 Pointers Used with Branch Instructions

### 2.16 Pointer for Interruption I

1) When an interrupt factor occurs, the pointer for interruption indicates the jump destination to an interrupt program corresponding to the interrupt factor.
2) Provide the same label as the interrupt pointer at the head of interrupt program.


Fig. 2.17 Interrupt Pointer
3) The applications of pointers for interruption are as indicated below.

| Priority |  | Pointer for Interruption | Interrupt Sequence Program Starting Factor |
| :---: | :---: | :---: | :---: |
| 2 |  | 10 <br> I1 <br> $\}$ <br> 115 | Process interrupt unit (Al61) |
| 1 |  | $\begin{gathered} 116 \\ 117 \\ ? \\ 123 \end{gathered}$ |  |
| - | - | 124 <br> $\}$ <br> 128 | Unusable |
| 3 | $\begin{gathered} \text { Low } \\ \downarrow \\ \text { High } \end{gathered}$ | $\begin{aligned} & 129 \\ & 130 \\ & 131 \\ & \hline \end{aligned}$ | Interruption per 40 msec Interruption per 20 msec Interruption per 10 msec |

4) When 129 to 31 exist in the program, jump is made to that interrupt program and the interrupt program is executed per interrupt time.
After all of 129 to 31 are used, the execution is performed as shown below.

## Sequence program



### 2.17 Special Relay M

The special relay is an internal relay of which application has already been determined inside the PC. They must not be switched on/off in the program (except those marked *1, *2 in the table).

| Number | Name | Description | Details | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | AIN | A2N | A3N | A3H |
| *1 <br> M9000 | Fuse blown | OFF: Normal <br> ON: Presence of fuse blow unit | Turned on when there is one or more output units of which fuse has been blown. Remains on if normal status is restored. | - | - | $\bullet$ | - |
| *1 <br> M9002 | I/O unit verify error | OFF: Normal <br> ON: Presence of error | - Turned on if the status of l/O module is different from entered status when power is turned on. Remains on if normal status is restored. | - | - | $\bullet$ | - |
| *1 <br> M9005 | AC DOWN detection | OFF: AC power good ON: AC power DOWN | - Turned on if power failure is greater than 10 ms . Reset when POWER switch is moved from OFF to ON position. | - | - | $\bullet$ | $\bullet$ |
| *1 <br> M9006 | Battery low | OFF: Normal <br> ON: Battery low | Turned on when battery voltage reduces to less than specified. Turned off when battery voltage becomes normal. | - | - | - | - |
| * 1 <br> M9007 | Battery low latch | OFF: Normal <br> ON: Battery low | - Turned on when battery voltage reduces to less than specified. Remains on if battery voltage becomes normal. | - | - | - | - |
| M9008 | Self-diagnostic error | OFF: Absence of error <br> ON: Presence of error | - Turned on when error is found as a result of self-diagnosis. | - | - | - | - |
| M9009 | Annunciator detection | OFF: No detection <br> ON: Detection present | - Turned on when OUT F or SET $F$ instruction is executed. Switched off when D9124 data is zeroed. | - | - | - | - |
| M9010 | Operation error flag | OFF: Absence of error <br> ON: Presence of error | - Turned on when operation error occurs during execution of application instruction. Turned off when error is eliminated. | $\bullet$ | - | - | - |
| ${ }^{*} 1$ <br> M9011 | Operation error flag | OFF: Absence of error <br> ON: Presence of error | - Turned on when operation error occurs during execution of application instruction. Remains on if normal status is restored. | $\bullet$ | - | - | - |
| M9012 | Carry flag | OFF: Carry off ON: Carry on | - Carry flag used in application instruction. | - | - | $\bullet$ | - |
| M9016 | Data memory clear flag | OFF: No processing ON: Output clear | - Clears the data memory including the latch range (other than special relays and special registers) in remote run mode from computer, etc. when M9016 is on. | $\bullet$ | - | $\bullet$ | - |
| M9017 | Data memory clear flag | OFF: No processing <br> ON: Output clear | - Clears the unlatched data memory (other than special relays and special registers) in remote run mode from computer, etc. when M9017 is on. | - | - | - | - |
| M9020 <br> M9021 | User timing clock No. 0 <br> User timing clock No. 1 |  | - Relay which repeats on/off at intervals of predetermined scan. <br> - When power is turned on or reset is performed, the clock starts with off. <br> - Set the intervals of on/off by $\square$ DUTY instruction. |  |  |  |  |
| M9022 | User timing clock No. 2 |  |  | - | - | - | - |
| M9023 | User timing clock No. 3 |  | $1 \vdash$ DUTY n 1 n 2 |  |  |  |  |
| M9024 | User timing clock No. 4 |  |  |  |  |  |  |
| *2 <br> M9025 | Clock data set request | OFF: Ignore <br> ON: Set requested | - Writes clock data from D9025-D9028 to the clock element after the END instruction is executed during the scan in which M9025 has changed from off to on. | - | - | - | - |

Table 2.2 Special Relay List (Continue)

| Number | Name | Description | Details | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | AIN | A 2 N | A3N | A3H |
| M9026 | Clock data error | OFF: No error ON: Error | - Switched on by clock data (D9025 to D9028) error. | - | - | - | - |
| M9027 | Clock data display | OFF: Ignore ON: Display | - Clock data is read from D9025-D9028 and month, day, hour, minute and minute are indicated on the CPU front LED display. | - | - | - | - |
| $\begin{aligned} & \text { *2 } \\ & \text { M } 9028 \end{aligned}$ | Clock data read request | OFF: Ignore <br> ON: Read request | - Reads clock data to D9025-D9028 in BCD when M9028 is on. | - | - | - | - |
| M9030 | 0.1 second clock |  | - 0.1 second, 0.2 second, 1 second, 2 second, and 1 minute clocks are generated. |  |  |  |  |
| M9031 | 0.2 second clock |  | off even during scan if corresponding time has elapsed. |  |  |  |  |
| M9032 | 1 second clock |  | performed. | $\bullet$ | - | $\bullet$ | $\bullet$ |
| M9033 | $2 \begin{gathered}\text { second } \\ \text { clock }\end{gathered}$ |  |  |  |  |  |  |
| M9034 | 1 minute clock |  |  |  |  |  |  |
| M9036 | Normally ON | ON OFF | - Used as dummy contacts of initialization and application instruction in sequence program. |  |  |  |  |
| M9037 | Normally OFF | ON <br> OFF | regard to position of key switch on CPU front. M9038 and M9039 are under the same condition |  |  |  |  |
| M9038 | On only for 1 scan after run |  | STOP position, and turned off and on. Switched off if the key switch is in STOP position. M9038 is | $\bullet$ | - | - | - |
| M9039 | RUN flag (off only for 1 scan after run) |  | only if the key switch is not in STOP position. |  |  |  |  |
| M9040 | PAUSE enable coil | OFF: PAUSE disabled ON: PAUSE enabled | - When RUN key switch is at PAUSE position or remote pause contact has turned on and if M9040 |  |  |  |  |
| M9041 | PAUSE status contact | OFF: During pause <br> ON: Not during pause |  | $\bullet$ | - | - | - |
| M9042 | Stop status contact | OFF: During stop <br> ON: Not during stop | - Switched on when the RUN key switch is in STOP position. | $\bullet$ | - | - | - |
| M9043 | Sampling trace completion | OFF: During sampling trace <br> ON: Sampling trace completion | - Turned on upon completion of sampling trace performed the number of times preset by parameter after STRA instruction is executed. Reset when STRAR instruction is executed. | - | - | - | - |
| M9046 | Sampling trace | OFF: Except during trace <br> ON: During trace | - Switched on during sampling trace. | - | - | - | - |
| M9047 | Sampling trace preparation | OFF:Sampling <br> Stop trace | - Switched on to start sampling trace. <br> - Switched off to stop sampling trace. | - | - | - | - |
| $\begin{aligned} & { }^{* 2} \\ & \text { M9050 } \end{aligned}$ | Operation result storage memory change contact (for CHG instruction) | OFF: Not changed ON: Changed | - Switched on to exchange the operation result storage memory data and the save area data. | - | - | - | - |
| M9051 | instruction execution disable | OFF: Disable <br> ON: Enable | - Switched on to disable the CHG instruction. <br> - Switched on when program transfer is requested and automatically switched off when transfer is complete. | - | - | - | - |

Table 2.2 Special Relay List (Continue)

| Number | Name | Description | Details | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | AIN | A2N | A3N | A3H |
| *2 <br> M9052 | SEG instruction switching | OFF: 7SEG display ON: I/O partial refresh | - Switched on to execute the SEG instruction as an I/O partial refresh instruction. Switched off to execute the SEG instruction as a 7SEG display instruction. | - | - | - | - |
| *2 <br> M9053 | [国 (D] instruction switching | OFF: Sequence interrupt control <br> ON: Link interrupt control | - Switched on to execute the link refresh enable, disable (EI, DI) instructions. | - | - | - | - |
| M9054 | STEP RUN flag | OFF: Other than step run <br> ON: During step run | - Switched on when the RUN key switch is in STEP RUN position. | - | - | - | - |
| M9055 | Status latch complete flag | OFF: Not complete <br> ON: Complete | - Turned on when status latch is completed. Turned off by reset instruction. | - | - | - | - |
| M9056 | Main program P, I set request | OFF: Other than $P$, $I$ set request <br> ON: P. I set request | - Provides P, I set request after transfer of the other program (for example subprogram when main program is being run) is complete during run. |  |  |  |  |
| M9057 | Subprogram P, I set request | OFF: Except during P, I set request <br> ON: During P, I set request | complete. | - | - | - | - |
| *2 <br> M9084 | Error check | OFF: Checks enabled <br> ON: Checks disabled | - Specify whether the following errors are to be checked or not after the END instruction is executed (to reduce END processing time): <br> - Fuse blown <br> - I/O unit verify error <br> - Battery error | - | - | - | - |
| $\begin{aligned} & * 2 * 3 \\ & \text { M } 9094 \end{aligned}$ | I/O change flag | OFF: Changed <br> ON: Not changed | - After the head address of the required I/O module is set to D9094, switching M9094 on allows the I/O module to be changed in online mode. (One module is only allowed to be changed by one setting.) <br> - To be switched on in the program or peripheral device test mode to change the module during CPU RUN. To be switched on in peripheral device test mode to change the module during CPU STOP. <br> - RUN/STOP mode must not be changed until I/O module change is complete. | - | - | 0 | - |

Table 2.2 Special Relay List

## POINT

(1) Special relays are switched off when the PC is switched off or the RESET switch is set to LATCH CLEAR or RESET. Data remains unchanged when the RUN key switch is set to STOP.
(2) The above the relays with numbers marked *1 remain "on" if normal status is restored. Therefore, to turn them "off", use the following method:

1) Method by use program Insert the circuit shown at right into the program and turn on Enter a number desired to be reset the reset execution command contact to clear the special relay M.
2) Perform forced reset by use of the test function of peripheral unit A6GPP, A6PHP, A6HGP. For the operation procedure, refer to the Instruction Manual for A6GPP, A6PHP, A6HGP.
3) By moving the RESET key switch at the CPU front to the RESET position, the special register is set to " 0 ".
(3) Special relays marked *2 above are switched on/off in the sequence program.
(4) Special relays marked *3 above are switched on/off in test mode of the peripheral equipment.

### 2.18 Special Relays for Link

The link special relays are internal relays which are switched on/off by various factors occurring during data link operation. Their ON/OFF status will change if an error occurs during normal operation.
These relays are applicable to any CPUs.

1) Link special relays only valid when the host is the master station

| Number | Name | Description | Details |
| :---: | :---: | :---: | :---: |
| M9200 | LRDP instruction received | OFF: Unreceived <br> ON: Received | - Depends on whether or not the LRDP (word device read) instruction has been received. <br> - Used in the program as an interlock for the LRDP instruction. <br> - Use the RST instruction to reset. |
| M9201 | LRDP instruction complete | OFF: Incomplete <br> ON: Complete | - Depends on whether or not the LRDP (word device read) instruction execution is complete. <br> - Used as a condition contact for resetting M9200 and M9201 after the LRDP instruction is complete. <br> - Use the RST instruction to reset. |
| M9202 | received | OFF: Unreceived <br> ON: Received | - Depends on whether or not the LWTP (word device write) instruction has been received. <br> - Used in the program as an interlock for the LWTP instruction. <br> - Use the RST instruction to reset. |
| M9203 | LWTP instruction complete | OFF: Incomplete <br> ON: Complete | - Depends on whether or not the LWTP (word device write) instruction execution is complete. <br> - Used as a condition contact to reset M9202 and M9203 after the LWTP instruction is complete. <br> - Use the RST instruction to reset. |
| M9206 | Link parameter error in the host | OFF: Normal <br> ON: Error | Depends on whether or not the link parameter setting of the host is valid. |
| M9207 | Link parameter unmatched between master stations | OFF: Normal <br> ON: Unmatched | Depends on whether or not the link parameter setting of the master station in tier two matches that of the master station in tier three in a three-tier system. <br> (Valid only for the master stations in a three-tier system.) |
| M9210 | Link card error (master station) | OFF: Normal <br> ON: Error | Depends on presence or absence of the link card hardware error. Judged by the CPU. |
| M9224 | Link status | OFF: Offline <br> ON: Online, station-tostation test, or selfloopback test | Depends on whether the master station is online or offline or is in station-to-station test or self-loopback test mode. |

Table 2.3 Link Special Relay List (Continue)

| Number | Name | Description | Details |
| :---: | :---: | :---: | :---: |
| M9225 | Forward loop error | OFF: Normal <br> ON: Error | Depends on the error condition of the forward loop line. |
| M9226 | Reverse loop error | OFF: Normal <br> ON: Error | Depends on the error condition of the reverse loop line. |
| M9227 | Loop test status | OFF: Unexecuted <br> ON: Forward or reverse loop test being executed | Depends on whether or not the master station is executing a forward or a reverse loop test. |
| M9232 | Local station operating status | OFF: RUN or STEP RUN mode <br> ON: STOP or PAUSE mode | Depends on whether or not a local station is in STOP or PAUSE mode. |
| M9233 | Local station error detect | OFF: No error <br> ON: Error detected | Depends on whether or not a local station has detected an error in another station. |
| M9235 | Local or remote 1/O station parameter error detect | OFF: No error <br> ON: Error detected | Depends on whether or not a local or a remote I/O station has detected any link parameter error in the master station. |
| M9236 | Local or remote I/O station initial communicating status | OFF: Noncommunicating <br> ON: Communicating | Depends on whether or not a local or a remote I/O station is communicating initial data (such as parameters) with the master station. |
| M9237 | Local or remote I/O station error | OFF: Normal ON: Error | Depends on the error condition of a local or remote I/O station. |
| M9238 | Local or remote I/O station forward/ reverse loop error | OFF: Normal <br> ON: Error | Depends on the error condition of the forward and reverse loop lines of a local or a remote I/O station. |

Table 2.3 Link Special Relay List
2) Link special relays only valid when the host is a local station

| Number | Name | Description | Details |
| :---: | :---: | :---: | :---: |
| M9204 | LRDP instruction complete | OFF: Incomplete <br> ON: Complete | On indicates that the LRDP instruction is complete at the local station. |
| M9205 | LWTP instruction complete | OFF: Incomplete <br> ON: Completed | On indicates that the LWTP instruction is complete at the local station. |
| M9211 | Link card error (local station) | OFF: Normal ON: Error | Depends on presence or absence of the link card error. Judged by the CPU. |
| M9240 | Link status | OFF: Online <br> ON: Offline, station-tostation test, or selfloopback test | Depends on whether the local station is online or offline, or is in station-to-station test or self-loopback test mode. |
| M9241 | Forward loop error | OFF: Normal ON: Error | Depends on the error condition of the forward loop line. |
| M9242 | Reverse loop error | OFF: Normal <br> ON: Error | Depends on the error condition of the reverse loop line. |
| M9243 | Loopback execution | OFF: Non-executed ON: Executed | Depends on whether or not loopback is occurring at the local station. |
| M9246 | Data unreceived | OFF: Received <br> ON: Unreceived | Depends on whether or not data has been received from the master station. |
| M9247 | Data unreceived | OFF: Received <br> ON: Unreceived | Depends on on whether or not a tier three station has received data from its master station in a three-tier system. |
| M9250 | Parameter unreceived | OFF: Received ON: Unreceived | Depends on whether or not link parameters have been received from the master station. |
| M9251 | Link break | OFF: Normal <br> ON: Break | Depends on the data link condition at the local station. |
| M9252 | Loop test status | OFF: Unexecuted <br> ON: Forward or reverse loop test is being executed. | Depends on whether or not the local station is executing a forward or a reverse loop test. |
| M9253 | Master station operating status | OFF: RUN or STEP RUN mode <br> ON: STOP or PAUSE mode | Depends on whether or not the master station is in STOP or PAUSE mode. |
| M9254 | Operating status of other local stations | OFF: RUN or STEP RUN mode <br> ON: STOP or PAUSE mode | Depends on whether or not a local station other than the host is in STOP or PAUSE mode. |
| M9255 | Error status of other local stations | OFF: Normal <br> ON: Error | Depends on whether or not a local station other than the host is in error. |

## Table 2.4 Link Special Relay List

### 2.19 Special Registers

Special registers are data registers of which applications have been determined inside the PC. Therefore, do not write data to the special registers in the program (except the ones with numbers marked *2 in the table).

| Number | Name | Description | Details | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | AIN | A2N | A3N | A3H |
| D9000 | Fuse blow | Fuse blow module number | - When fuse blown modules are detected, the lowest number of detected units is stored in hexadecimal. (Example: When fuses of Y50 to 6F output modules have blown, " 50 " is stored in hexadecimal) To monitor the number by GPP or PU, perform monitor operation given in hexadecimal. <br> (Cleared when all contents of D9100 to D9107 are reset to 0 .) | $\bullet$ | - | - | - |
| D9002 | I/O module verify error | I/O module verify error unit number | - If I/O modules, of which data are different from data entered, are detected when the power is turned on, the first $1 / O$ number of the lowest number unit among the detected units is stored in hexadecimal. (Storing method is the same as that of D9000.) To monitor the number by GPP or PU, perform monitor operation given in hexadecimal. (Cleared when all contents of D9116 to D9123 are reset to 0. ) | - | - | - | - |
| $\begin{aligned} & \text { *1 }^{1} \\ & \text { D9005 } \end{aligned}$ | AC DOWN counter | AC DOWN count | - 1 is added each time input voltage becomes $80 \%$ or less of rating while the CPU unit is performing operation, and the value is stored in BIN code. | - | - | - | - |
| $\begin{aligned} & { }^{* 1} \\ & \text { D9008 } \end{aligned}$ | Self-diagnostic error | Self-diagnostic error number | - When error is found as a result of self-diagnosis, error number is stored in BIN code. | $\bullet$ | - | - | - |
| D9009 | Annunciator detection | F number at which external failure has occurred | - When one fo to 255 is turned on by OUTF or SETF, the F number, which has been detected earliest among the F numbers which have turned on, is stored in BIN code. <br> - D9009 can be cleared by RSTF or LEDR instruction. If another $F$ number has been detected, the clearing of D9009 causes the next number to be stored in D9009. | - | $\bullet$ | - | - |
|  |  |  | - When one of F0 to 255 is turned on by OUTF or SETF, the F number, which has been detected earliest among the F numbers which have turned on, is stored in BIN code. <br> - D9009 can be cleared by executing RSTF or LLEDR instruction or moving INDICATOR RESET switch on CPU front to ON position. If another $F$ number has been detected, the clearing of D9009 causes the next number to be stored in D9009. | - | - | - | - |
| 09010 | Error step | Step number at which operation error has occurred | - When operation error has occurred during execution of application instruction, the step number, at which the error has occurred, is stored in BIN code. Thereafter, each time operation error occurs, the contents of D9010 are renewed. | - | - | - | - |
| 09011 | Error step | Step number at which operation error has occurred | - When operation error has occurred during execution of application instruction, the step number, at which the error has occurred, is stored in BIN code. Since storage into D9011 is made when M9011 changes from off to on, the contents of D9010 cannot be renewed unless M9011 is cleared by user program. | - | - | - | - |
| 09014 | I/O control mode | I/O control mode number | - The I/O control mode set is returned in any of the following numbers: <br> 0 . Both input and output in direct mode <br> 1. Input in refresh mode, output in direct mode <br> 3. Both input and output in refresh mode | - | - | - | - |


| Number | Name | Description | Details | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | AIN | A2N | A3N | A3H |
| D9015 | CPU operating states | Operating states of CPU | - The operating states of CPU as shown below are stored in D9015. <br> *1: When the CPU is in RUN mode and M9040 is off, the CPU remains in RUN mode if changed to PAUSE mode. | - | - | - | - |

Table 2.5 Special Register List (Continue)

| Number | Name | Description | Details | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | A1N | A2N | A3N | A3H |
| D9016 | ROM/RAM setting | 0: ROM <br> 1: RAM <br> 2: $E^{2} R O M$ | - Indicates the setting of memory select chip. One value of 0 to 2 is stored in BIN code. | - | - | - | - |
|  | Program number | 0 : Main program (ROM) <br> 1: Main program (RAM) <br> 2: Subprogram (RAM) | - Indicates which sequence program is run presently. One value of 0 to 2 is stored in BIN code. (2 is only valid for the A 3 N and A3HCPU.) | - | - | - | - |
| D9017 | Scan time | Minimum scan time (per 10 ms ) | If scan time is smaller than the content of D9017. the value is newly stored at each END. Namely, the minimum value of scan time is stored into D9017 in BIN code. | - | $\bullet$ | - | - |
| D9018 | Scan time | Scan time (per 10ms) | - Scan time is stored in BIN code at each END and always rewritten. | - | - | - | - |
| D9019 | Scan time | Maximum scan time (per 10ms) | If scan time is larger than the content of D9019, the value is newly stored at each END. Namely, the maximum value of scan time is stored into D9019 in BIN code. | - | - | - | - |
| $\begin{aligned} & \text { *2 } \\ & \text { D9020 } \end{aligned}$ | Constant scan | Constant scan time <br> (Set by user in <br> 10 ms increments) | - Sets the interval between consecutive program starts in multiples of 10 ms . <br> 0 : No setting <br> 1 to 200: Set. Program is executed at intervals of (set value) $\times 10 \mathrm{~ms}$. | - | - | - | - |
| $\begin{aligned} & \text { *2 } \\ & \text { D9025 } \end{aligned}$ | Clock data | (Year, month) | - Stores the year ( 2 lower digits) and month in BCD. | - | - | - | - |
| $\begin{aligned} & \text { *2 } \\ & \text { D9026 } \end{aligned}$ | Clock data | (Day, hour) | - Stores the day and hour in BCD. | - | - | $\bullet$ | - |
| $\begin{aligned} & \text { *2 } \\ & \text { D9027 } \end{aligned}$ | Clock data | (Minute, second) | - Stores the minute and second in BCD. | - | - | - | - |
| $\begin{aligned} & \text { *2 } \\ & \text { D9028 } \end{aligned}$ | Clock data | (, day of the week) | - Stores the day of the week in BCD. <br> B15 $\cdots$ B12 B11 $\cdots \cdots$ B8 B7 $\cdots \cdots \cdots$ B4 B3 $\cdots \cdots \cdots$ B0 |  | - | - | - |

Table 2.5 Special Register List (Continue)

| Number | Name | Description | Details | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | AIN | A2N | A3N | A3H |
| D9044 | For sampling trace | Step or time for sampling trace | The BIN value in D9044 is used as a sampling trace condition when M9044 is switched on/off by the peripheral device to trigger the sampling trace. <br> Scan - 0 <br> Time interval - time (in 10 ms increments) |  |  |  |  |
| $\begin{aligned} & * 2 * 3 \\ & \text { D9094 } \end{aligned}$ | Changed I/O module head address | Changed I/O module head address | Stores the most significant digits of the head address of the I/O module changed in online mode. Example: Input module X2F0 H2F | - | - | - | - |
| $\begin{aligned} & { }^{* 1} \\ & \text { D9100 } \\ & \hline{ }^{* 1} \\ & \text { D9101 } \end{aligned}$ | Fuse blown module | Bit pattern in units of 16 points of fuse blow modules | - Output module numbers (in units of 16 points), of which fuses have blown, are entered in bit pattern. (Preset output unit numbers when parameter setting has been performed.) <br> Indicates fuse blow. <br> (If normal status is restored, clear is not performed. Therefore, it is required to perform clear by user program.) | - | - | $\bullet$ | - |
| $\begin{aligned} & \text { *1 }^{\text {D9102 }} \\ & \hline{ }^{* 1} \\ & \text { D9103 } \end{aligned}$ |  |  |  |  |  |  |  |
| $\begin{aligned} & { }^{* 1} \\ & \text { D9104 } \\ & \hline{ }^{* 1} \\ & \text { D9105 } \end{aligned}$ |  |  |  |  |  |  |  |
| *1 D9106 |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { *1 } \\ & \text { D9107 } \end{aligned}$ |  |  |  |  |  |  |  |
|  | I/O module verify error | Bit pattern in units of 16 points of verify error units | - When I/O modules, of which data are different from those entered at power-on, have been detected, the I/O unit numbers (in units of 16 points) are entered in bit pattern. (Preset l/O unit numbers when parameter setting has been performed.) | - | - | - | - |
| $\begin{aligned} & \text { *1 } \\ & \text { D9117 } \end{aligned}$ |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { *1 } \\ & \text { D9118 } \end{aligned}$ |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { *1 }^{1} \\ & \text { D9119 } \end{aligned}$ |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { *1 } \\ & \text { D9120 } \end{aligned}$ |  |  | $09230 \sim \sim \approx: \sim \approx$ |  |  |  |  |
| $\begin{aligned} & \text { *1 } \\ & \text { D9121 } \end{aligned}$ |  |  | Indicates I/O module verify error. |  |  |  |  |
| $\begin{aligned} & \text { *1 } \\ & \text { D9122 } \end{aligned}$ |  |  |  |  |  |  |  |
| $\begin{aligned} & { }^{* 1} \\ & \text { D9123 } \end{aligned}$ |  |  | (If normal status is restored, clear is not performed. Therefore, it is required to perform clear by user program.) |  |  |  |  |

Table 2.5 Special Register List (Continue)


Table 2.5 Special Register List

## POINT

(1) Special registers are cleared when the PC is switched off or the RESET switch is set to LATCH CLEAR or RESET. Data remains unchanged when the RUN key switch is set to STOP.
(2) Special registers marked *1 above are latched and their data will remain unchanged after normal status is restored.

1) Method by user program Insert the circuit Clear execution shown at right into the program and turn on
 the clear execution command contact to clear the contents of register.
2) Method by peripheral equipment (A6GPP, A6PHP, A6HGP, A7PU)
Set the register to " 0 " by changing the present value by the test function of peripheral equipment (A6GPP, A6PHP, A6HGP, A7PU) or set to " 0 " by forced reset. For the operation procedure, refer to the Instruction Manual for A6GPP, A6PHP, A6HGP.
3) By moving the RESET key switch at the CPU front to the RESET position, the special register is set to " 0 ".
(3) Data is written to special registers marked *2 above in the sequence program.
(4) Data is written to special registers marked *3 above in test mode of the peripheral device.

### 2.20 Special Registers for Link

The link special register stores the result of any error, etc. which may occur during data communication as a numeric value. By monitoring the link special register, any station number with an error or fault diagnosis can be read.
These registers are applicable to any CPUs.

1) Link special registers only valid when the host station is the master station

| Number | Name | Description | Details |
| :---: | :---: | :---: | :---: |
| D9200 | LRDP processing result | 0 : Normal <br> 2: LRDP instruction setting fault <br> 3: Corresponding station error <br> 4: LRDP cannot be executed in the corresponding station | Stores the execution result of the LRDP (word device read) instruction. <br> LRDP instruction setting fault: Faulty setting of the LRDP instruction constant, source, and/or destination. <br> - Corresponding station error: One of the stations is not communi- <br> - LRDP cannot be executed cating. <br> in the corresponding station: The specified station is a remote I/O station. |
| D9201 | LWTP processing result | 0: Normal <br> 2: LWTP instruction setting fault <br> 3: Corresponding station error <br> 4: LWTP cannot be executed in the corresponding station | Stores the execution result of the LWTP (word device write) instruction. <br> - LWTP instruction setting fault: Faulty setting of the LWTP instruction constant, source, and/or destination. <br> - Corresponding station error: One of the stations is not communicating. <br> - LWTP cannot be executed in the corresponding station: The specified station is a remote I/O station. |
| D9204 (Continue) | Link status | 0: Data link in forward loop <br> 1: Data link in reverse loop <br> 2: Loopback in forward/reverse direction <br> 3: Loopback in forward direction <br> 4: Loopback in reverse direction <br> 5: Data link impossible | Stores the present path status of the data link. <br> - Data link in forward loop <br> - Data link in reverse loop <br> Forward loop Reverse loop <br> - Loopback in forward/reverse loops |


| Number | Name | Description | Details |
| :---: | :---: | :---: | :---: |
| D9204 | Link status |  | - Loopback in forward loop only <br> Forward loopback <br> - Loopback in reverse loop only |
| D9205 | Loopback executing station | Station executing forward loopback | Stores the local or remote I/O station number at which loopback is being executed. |
| D9206 | Loopback executing station | Station executing reverse loopback | In the above example, 1 is stcred into D9205 and 3 into D9206. If data link returns to normal status (data link in forward loop), values in D9205 and D9206 remain 1 and 3. <br> Reset using sequence program or the RESET key. |
| D9207 | Link scan time | Maximum value | Stores the data link processing time with all local and remote l/O stations. |
| D9208 | Link scan time | Minimum value | in link parameters communicate with the corresponding stations every link scan. |
| D9209 | Link scan time | Present value | with all connected slave stations, independently of the sequence program scan time. |
| D9210 | Retry count | Total number stored | Stores the number of retry times due to transmission error. Count stops at a maximum of "FFFFH". <br> RESET to return the count to 0 . |
| D9211 | Loop switching count | Total number stored | Stores the rumber of times the loop line has been switched to reverse loop or loopback. |

Table 2.6 Link Special Register List (Continue)

| Number | Name | Description | Details |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Local station operating status | Stores the status of stations 1 to 16 | Stores the local station numbers which are in STOP or PAUSE mode. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | Device Number | Bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9213 |  |  |  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|  | Local station operating status | Stores the status of stations 17 to 32 | 09212 | L16 | L15 | L14 | L13 | L12 | L11 | L10 | L9 | 18 | L7 | 16 | 15 | 14 | $\llcorner 3$ | L2 | 1 |
|  |  |  | 09213 | L32 | 131 | L30 | L29 | L28 | L27 | L26 | L25 | L24 | L23 | L22 | L21 | L20 | 119 | L18 | 17 |
|  |  |  | D9214 | L48 | 147 | L46 | L45 | L44 | 143 | L42 | L41 | 140 | L39 | 138 | 137 | 136 | L35 | 134 | 33 |
|  | Local station operating status | Stores the status of stations 33 to 48 | D9215 | L64 | L63 | L62 | L61 | L60 | L59 | 158 | 157 | L56 | 155 | L54 | L53 | L52 | L51 | 150 | L49 |
| D9214 |  |  | When a local station is switched to STOP or PAUSE mode, the bit corresponding to the station number in the register becomes " 1 ". Example: When station 7 switches to STOP mode, bit 6 in D9212 becomes " 1 ", and when D9212 is monitored, its value is " $64(40 \mathrm{H})$ ". |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9215 | Local station operating status | Stores the status of stations 49 to 64 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9216 | Local station error detection | Stores the status of stations 1 to 16 | Stores the local station numbers which are in error. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | Device Number |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | b15 | b14 | b13 | b12 | b11 | b10 | bs | b8 | b7 | ${ }^{6} 6$ | bs | b4 | b3 | b2 | b1 | b0 |
| D9217 | Local station error detection | Stores the status of stations 17 to 32 | 09216 | L16 | L15 | L14 | 113 | L12] | L11 | L10 | L. 9 | 18 | 17 | L6 | 15 | 14 | 13 | L2 | L1 |
|  |  |  | D9217 | L32 | L31 | L30 | L29 | L28 | 127 | L26 | L25 | L24 | L23 | L22 | L21 | 120 | L19 | 418 | L17 |
|  |  |  | 09218 | L48 | L47 | L46 | L45 | L44 | L43 | L42 | L41 | L40 | 139 | L38 | L37 | 136 | L35 | 134 | $\llcorner 33$ |
|  | Local station error | Stores the status | D9219 | L64 | L63 | L62 | L61 | L60 | L59 | L58 | L57 | L56 | L55 | L54 | $\llcorner 53$ | $\llcorner 52$ | L51 | 150 | L49 |
| D9218 | Local station error | Stores the status of |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

If a local station detects an error, the bit corresponding to the station number becomes " 1 ".
Example: When station 6 and 12 detect an error, bits 5 and 11 in D9216 become " 1 ", and when D9216 is monitored, its value is " $2080(820 \mathrm{H})$ ".

Stores the local station numbers which contain mismatched parameters or of remote station numbers for which incorrect l/O assignment has been made.

| Device Number | Bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | 67 | b6 | b5 | 64 | b3 | b2 | b1 | b0 |
| D9220 | $\begin{gathered} U R \\ 16 \end{gathered}$ | $\begin{gathered} U R \\ 15 \end{gathered}$ | $\begin{array}{\|c} \hline \text { UR } \\ 14 \end{array}$ | $\begin{array}{\|c\|} \hline \angle R \\ 13 \end{array}$ | $\begin{gathered} \text { UR } \\ 12 \end{gathered}$ | $\begin{gathered} \text { UR } \\ 11 \end{gathered}$ | $\begin{array}{\|c} \hline \text { UR } \\ 10 \end{array}$ | $\begin{gathered} \mathrm{UR} \\ 9 \end{gathered}$ | $\begin{array}{\|c} \hline U R \\ 8 \end{array}$ | $\underset{7}{U R}$ | $\begin{gathered} U R \\ 5 \end{gathered}$ | $\underset{S}{U / R}$ | $\begin{gathered} U R \\ 4 \end{gathered}$ | $\bar{U}$ | $\underset{2}{\mathrm{UR}}$ | UR |
| 09221 | $\begin{aligned} & \text { UR } \\ & 32 \end{aligned}$ | $\begin{array}{\|c\|c\|c\|} \hline \text { UR } \end{array}$ | $\begin{aligned} & \text { UR } \\ & 30 \end{aligned}$ | $\frac{L /}{L / 2}$ | $\begin{gathered} \text { UR } \\ 28 \end{gathered}$ | $\begin{gathered} \text { L/R } \\ 27 \end{gathered}$ | $\begin{aligned} & \text { UR } \\ & 26 \end{aligned}$ | $\begin{aligned} & \text { UR } \\ & 25 \end{aligned}$ | $\underset{24}{U_{2}}$ | $\begin{aligned} & \text { UR } \\ & 23 \end{aligned}$ | $\begin{aligned} & \mathrm{LR} \\ & 22 \end{aligned}$ | $\underset{21}{\mathrm{UR}}$ | $\begin{aligned} & \angle / \\ & 20 \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { UR } \\ 19 \end{array}$ | $\begin{aligned} & \text { LR } \\ & 18 \end{aligned}$ | UR 17 |
| D9222 | $\begin{aligned} & \text { UR } \\ & 48 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { UR } \\ \hline 47 \end{array}$ | ${ }_{46}$ | $\begin{array}{\|l\|l} \hline \text { UR } \\ 45 \end{array}$ | $\begin{aligned} & \text { UR } \\ & 44 \end{aligned}$ | $\begin{aligned} & \text { UR } \\ & 43 \end{aligned}$ | $\begin{aligned} & \mathrm{LUR}_{42} \end{aligned}$ | $\begin{aligned} & \text { UR } \\ & 41 \end{aligned}$ | $\begin{aligned} & \text { UR } \\ & 40 \end{aligned}$ | $\begin{gathered} \mathrm{UR} \\ 39 \end{gathered}$ | $\begin{gathered} \text { UR } \\ 38 \end{gathered}$ | $\begin{aligned} & \hline \text { UR } \\ & 37 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { UR } \\ 36 \end{array}$ | $\begin{aligned} & \text { LR } \\ & 35 \end{aligned}$ | $\begin{aligned} & \underset{34}{U R} \end{aligned}$ | UR <br> 3 |
| D9223 | $\begin{array}{\|l\|} \hline U R \\ 64 \end{array}$ | $\begin{array}{\|l} \hline \text { UR } \\ 63 \end{array}$ | $\begin{gathered} \hline \text { UR } \\ 52 \end{gathered}$ | $\begin{aligned} & \text { UR } \\ & 61 \end{aligned}$ | $\begin{array}{\|c} \hline U R \\ 60 \end{array}$ | $\begin{array}{\|c\|} \hline \text { UR } \\ 59 \end{array}$ | $\begin{gathered} U R \\ 58 \end{gathered}$ | $\begin{gathered} \text { UR } \\ 57 \end{gathered}$ | $\begin{gathered} \text { UR } \\ 56 \end{gathered}$ | $\begin{array}{\|c} \hline \text { UR } \\ 55 \end{array}$ | $\begin{aligned} & \mathrm{UR} \\ & 54 \end{aligned}$ | $\begin{aligned} & \text { UR } \\ & 53 \end{aligned}$ | $\begin{aligned} & \text { UR } \\ & 52 \end{aligned}$ | $\begin{aligned} & \text { UR } \\ & 51 \end{aligned}$ | $\begin{aligned} & \text { UR } \\ & 50 \end{aligned}$ | UR 49 |

If a local station acting as the master station of tier three detects a parameter error or a remote station contains an invalid I/O assignment, the bit corresponding to the station number becomes " 1 ". Example: When local station 5 and remote $/ / O$ station 14 detect an error, bits 4 and 13 in D9220 become " 1 ", and when D9220 is monitored, its value is " $8208(2010 \mathrm{H})$ ".

Stores the local or remote station numbers while they are communicating the initial data with their relevant master station.

| Device Number | Bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | bs | b7 | b6 | b5 | b4 | b3 | b2 | b1 | bo |
| D9224 | $\begin{gathered} \mathrm{UR} \\ 16 \end{gathered}$ | $\begin{array}{\|c\|} \hline \angle R \\ 15 \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { UR } \\ 14 \end{array}$ | $\begin{array}{\|c} \hline U R \\ 13 \end{array}$ | $\begin{array}{\|c} \hline U R \\ 12 \end{array}$ | $\begin{gathered} \hline L R \\ 11 \end{gathered}$ | $\begin{aligned} & U_{i} \\ & 10 \end{aligned}$ | $\begin{gathered} U R \\ 9 \end{gathered}$ | $\begin{array}{\|c} \hline \text { UR } \\ 8 \end{array}$ | $\underset{7}{\mathrm{UR}}$ | $\begin{array}{\|c} \hline L / R \\ 6 \end{array}$ | $\underset{5}{U / R}$ | $\begin{gathered} U R \\ 4 \end{gathered}$ | $\underset{3}{\mathrm{UR}}$ | $\begin{array}{\|c} \hline U R \\ 2 \end{array}$ | $\underset{1}{\text { LR }}$ |
| D9225 | $\begin{aligned} & \text { UR } \\ & 32 \end{aligned}$ | $\begin{array}{\|c} \hline U R \\ 31 \end{array}$ | $\begin{gathered} \text { UR } \\ 30 \end{gathered}$ | $\begin{array}{\|l} \hline \text { UR } \\ 29 \end{array}$ | $\begin{aligned} & \mathrm{LR} \\ & 28 \end{aligned}$ | $\begin{aligned} & \text { UR } \\ & 27 \end{aligned}$ | $\begin{gathered} \hline \mathrm{UR} \\ 26 \end{gathered}$ | $\begin{aligned} & \text { UR } \\ & 25 \end{aligned}$ | $\begin{aligned} & U R \\ & 24 \end{aligned}$ | $\begin{aligned} & U R \\ & 23 \end{aligned}$ | $\begin{aligned} & \text { UR } \\ & 22 \end{aligned}$ | $\begin{aligned} & \mathrm{UR} \\ & \stackrel{1}{2} \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { UR } \\ 20 \end{array}$ | $\begin{gathered} \text { UR } \\ 19 \end{gathered}$ | $\begin{array}{\|l\|} \hline \text { UR } \\ 18 \end{array}$ | 17 <br> 17 |
| D9226 | $\begin{array}{\|l\|l} \hline \mathrm{LR} \\ 48 \end{array}$ | $\begin{aligned} & \hline \text { UR } \\ & 47 \end{aligned}$ | $\begin{aligned} & \hline \text { UR } \\ & 46 \end{aligned}$ | $\begin{array}{\|l} \hline U R \\ 45 \end{array}$ | $\begin{aligned} & \mathrm{UR} \\ & 44 \end{aligned}$ | $\begin{aligned} & \hline \text { LR } \\ & 43 \end{aligned}$ | $\begin{aligned} & U R \\ & 42 \end{aligned}$ | $\begin{aligned} & U R \\ & 41 \end{aligned}$ | $\begin{aligned} & \text { UR } \\ & 40 \end{aligned}$ | $\begin{array}{\|l\|} \hline U R \\ 39 \end{array}$ | $\begin{array}{\|c\|} \hline \text { UR } \\ 38 \end{array}$ | $\begin{aligned} & \text { UR } \\ & 37 \end{aligned}$ | $\begin{aligned} & \hline \text { LR } \\ & 36 \end{aligned}$ | $\begin{gathered} \text { UR } \\ 35 \end{gathered}$ | $\begin{aligned} & \mathrm{UR}_{34} \end{aligned}$ | UR <br> 3 |
| D9227 | $\begin{array}{\|c} \hline U R \\ 64 \end{array}$ | $\begin{array}{\|c} \hline U R \\ 63 \end{array}$ | $\begin{array}{\|c\|} \hline U R \\ 62 \end{array}$ | $\begin{gathered} \text { U/R } \\ 61 \end{gathered}$ | $\begin{aligned} & \text { UR } \\ & \hline 60 \end{aligned}$ | $\begin{array}{\|c} \text { UR } \\ 59 \end{array}$ | $\begin{aligned} & \mathrm{UR} \\ & 58 \end{aligned}$ | $\begin{aligned} & \text { UR } \\ & 57 \end{aligned}$ | $\begin{aligned} & \text { UR } \\ & 56 \end{aligned}$ | $\begin{array}{\|l} \hline \text { UR } \\ 55 \end{array}$ | $\begin{aligned} & \text { LR } \\ & 54 \end{aligned}$ | $\begin{aligned} & \text { LR } \\ & 53 \end{aligned}$ | $\begin{gathered} \hline \text { UR } \\ 52 \end{gathered}$ | $\begin{aligned} & \text { UR } \\ & 51 \end{aligned}$ | $\begin{aligned} & \text { UR } \\ & 50 \end{aligned}$ | UR 49 |

The bit corresponding to the station number which is currently communicating the initial settings becomes " 1 ".
Example: When stations 23 and 45 are communicating, bit 6 of D9225 and bit 12 of D9226 become "1", and when D9225 is monitored, its value is " $64(40 \mathrm{H})$ ", and when D9226 is monitored, its value is " $4096(1000 \mathrm{H})$ "

Initial communication between local or remote $/ / O$ stations

Stores the status of stations 17 to 32 .

Stores the status of stations 33 to 48 .

Stores the status of stations 49 to 64.

Stores the status of stations 1 to 16

Stores the status of stations 17 to 32 Stores the status of stations 33 to 48

Stores the status of stations 49 to 64

Table 2.6 Link Special Register List (Continue)

| Number | Name | Description | Details |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9228 | Local or remote VO station error | Stores the status of stations 1 to 16 | Stores the local or remote station numbers which are in error. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | ( Device | Bir |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | D3 | b2 | b1 | b0 |
| D9229 | Local or remote I/O station error | Stores the status of stations 17 to 32 | ${ }^{\text {D9228 }}$ | UR <br> 16 | UR 15 | UR 14 | ${ }_{13}^{4}$ | $\begin{array}{\|c\|} \hline U_{12} \end{array}$ | $\begin{array}{\|c\|} \hline 1 R_{1} \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \mathrm{LR} \\ 10 \end{array}$ | $\underset{9}{L R}$ | $\begin{array}{\|c\|} \hline U R \\ \hline 8 \\ \hline \end{array}$ | LR | $\begin{array}{\|c\|} \hline L_{6} \\ \hline \end{array}$ | 年 5 | $\underset{4}{\text { UR }}$ | ${ }_{\text {LR }}$ | UR 2 | ¢ $\begin{gathered}\text { UR } \\ 1\end{gathered}$ |
|  |  |  | 09229 | 18 <br> 32 | $\begin{array}{\|c} \hline \angle R \\ 31 \end{array}$ | \|l| | $\left\|\begin{array}{\|c} \hline \mathrm{LR} \\ 29 \end{array}\right\|$ | UR | $\begin{array}{\|c\|} \hline \frac{U R}{27} \end{array}$ | $\left\lvert\, \begin{aligned} & \mathrm{LR} \\ & 26 \end{aligned}\right.$ | UR | $\left\|\begin{array}{l} \angle R \\ 24 \end{array}\right\|$ | $\left\|\begin{array}{l} \mathrm{UR} \\ 23 \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & \mathrm{ur} \\ & 22 \end{aligned}\right.$ | UR | UR | LR | $\left.\begin{gathered} \hline 4 R \\ 18 \end{gathered} \right\rvert\,$ | UR <br> 17 |
|  |  |  | D9230 | LR <br> 48 | $\begin{array}{\|l\|} \hline U R \\ 47 \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline \text { UR } \\ \hline \end{array}$ | $\frac{4 R}{45}$ | UR | $\begin{array}{\|c} \hline \angle R \\ 43 \end{array}$ | $\left.\begin{array}{\|l\|} \hline 48 \\ 42 \end{array} \right\rvert\,$ | $\left\|\begin{array}{c} 48 \\ 41 \end{array}\right\|$ | $\left\lvert\, \begin{array}{\|l\|} \hline \text { LR } \end{array}\right.$ | $\begin{array}{\|c\|c\|} \hline \text { UR } \\ 39 \end{array}$ | $\begin{array}{\|l\|} \hline U R \\ \hline 88 \end{array}$ | $\left\|\begin{array}{\|c\|} \hline 48 \\ 37 \end{array}\right\|$ | $\begin{array}{\|l\|l\|} \hline \frac{L R}{36} \end{array}$ | $\begin{array}{\|c\|} \hline U R \\ 35 \end{array}$ | $\begin{array}{\|l\|} \hline \text { UR } \\ 34 \end{array}$ | UR |
|  | Local or remote I/O station error | Stores the status of stations 33 to 48 | D9231 | $\begin{array}{\|l\|l\|} \hline 64 \\ \hline 63 \\ \hline \end{array}$ |  | $$ |  | $\begin{array}{\|c\|c\|} \hline \text { UR } & \text { UR } \\ 60 & 59 \\ \hline \end{array}$ |  | $\begin{array}{\|c\|c\|} \hline \text { UR } & \text { UR } \\ 58 & 57 \\ \hline \end{array}$ |  | $\begin{array}{\|c\|c\|} \hline \text { LR } \\ 56 \end{array}$ | $\begin{array}{\|c} 48 \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \mathrm{UR}_{1} \\ \hline 1 \end{array}$ | $\begin{array}{\|l\|} \hline 48 \\ 53 \end{array}$ | $\begin{array}{l\|l} \hline U R \\ \hline 2 & \text { UR } \\ \hline \end{array}$ |  | $\begin{array}{\|l\|l\|} \hline \text { UR } \\ \hline & \\ \hline \end{array}$ | ${ }_{9}^{\mathrm{R}} \mid$ |
| D9230 |  |  | The bit corresponding to the station number with the error becomes " 1 ". <br> Example: When local station 3 and remote I/O station 14 have an error, bits 2 and 13 of D9228 become " 1 ", and when D9228 is monitored, its value is " $8196(2004 \mathrm{H})$ ". |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9231 | Local or remote I/O station error | Stores the status of stations 49 to 64 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 09232 | Local or remote l/O station loop error | Stores the status of stations 1 to 8 | Stores the local or remote station number at which a forward or reverse loop error has occurred. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | Bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9233 | Local or remote I/O station loop error |  |  | 015 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|  |  | Stores the status of stations 9 to 16 | 09232 | R | F | R | F | R | F | R | F | R | F | R | F | R | F | R | F |
|  |  |  |  | UR8 |  | UR7 |  | UR6 |  | UR5 |  | UR4 |  | UR3 |  | UR2 |  | UR1 |  |
|  |  |  | 09233 | ${ }^{6}$ | F | R | F | R | F | R | F | R | F | R | F | 8 - | F | R | F |
|  |  |  |  | UR16 |  | UR15 |  | UR14 |  | LR13 |  | UR12 |  | UR11 |  | UR10 |  | LR9 |  |
| D9234 | Local or remote I/O station loop error | Stores the status of stations 17 to 24 | D9234 | ${ }^{-}$ | F | R | F | R | F | R | F | R | F | R | F | R | F | R | F |
|  |  |  |  | UR24 |  | UR23 |  | UR22 |  | UR21 |  | UR20 |  | UR19 |  | UR18 |  | UR17 |  |
|  |  |  | D9235 | R | F | R | F | R | F | R | $F$ | R | F | R | F | R | F | R | F |
|  |  |  |  | LR32 |  | UR31 |  | UR30 |  | UR29 |  | LR28 |  | UR27 |  | L/R26 |  | UR25 |  |
| D9235. | Local or remote $1 / \mathrm{O}$ station loop error | Stores the status of stations 25 to 32 | 09236 | R | F | R | F | R | F | R | F | R | F | R | F | R | F | R | F |
|  |  |  |  | UR40 |  | UR39 |  | LR38 |  | UR37 |  | LR36 |  | UR35 |  | UR34 |  | LR33 |  |
|  |  |  | 09237 | 8 | F | R | F | R | F | F | F | R | F | R | F | ¢ | F | R | F |
|  |  |  | 09237 | UR48 |  | UR47 |  | UR46 |  | LR45 |  | URA4 |  | UR43 |  | UR42 |  | UR41 |  |
| D9236 | Local or remote I/O station loop error | Stores the status of stations 33 to 40 | D9238 | R | F | R | F | R | F | R | F | R | F | R | F | R | F | R | F |
|  |  |  |  | UR56 |  | UR55 |  | LR54 |  | LR53 |  | UR52 |  | URSI |  | LR50 |  | UR49 |  |
|  |  |  | D9239 | R | F | R | F | R | F | R | F | UR60 |  | R | F | R | F | R | F |
|  |  |  |  | UR | R4 | UR | 86 | LR62 |  | URE | R61 |  |  | UA5 | 59 |     <br> UR58 UR57   |  |  |  |
| D9237 | Local or remote I/O station loop error | Stores the status of stations 41 to 48 | In the above table, " $F$ " indicates a forward loop line and " $R$ " a reverse loop line. The bit corresponding to the station number at which the forward or reverse loop error has occurred, becomes " 1 ". Example: When the forward loop line of station 5 has an error, bit 8 of D9232 become " 1 ", and when D9232 is monitored, its value is " $256(100 \mathrm{H})$ ". |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9238 | Local or remote I/O station loop error | Stores the status of stations 49 to 56 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9239 | Local or remote l/O station loop error | Stores the status of stations 57 to 64 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9240 | Number of receive error detection times | Total number stored | Stores the number of times the following transmission errors have been detected: <br> CRC, OVER, AB.IF <br> Count is made to a maximum of FFFFH. RESET to return the count to 0. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 2.6 Link Special Register List
2) Link special registers only valid when the host station is a local station

| Number | Name | Description | Details |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9243 | Own station number check | Stores a station number. (0 to 64) | Allows a local station to confirm its own station number. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9244 | Total number of slave stations | Stores the number of slave stations | Indicates the number of slave stations in one loop. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9245 | Number of receive error detection times | Total number stored | Stores the number of times the following transmission errors have been detected: <br> CRC, OVER, AB.IF <br> Count is made to a maximum of FFFFH. RESET to return the count to 0. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9248 | Local station operating status | Stores the status of stations 1 to 16 | Stores the local station number which is in STOP or PAUSE mode. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | Device Number | Bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | bo |
| D9249 | Local station operating status | Stores the status of stations 17 to 32 | D9248 | 116 | 175 | L14 | L13 | L12 | Lir | L10 | L9 | L8 | 17 | L6 | L5 | L4 | L3 | 12 | L |
|  |  |  | 09249 | L32 | 131 | L30 | L29 | L28 | L27 | L26 | L25 | L24 | L23 | L22 | L21 | L20 | L19 | L18 | $\llcorner 17$ |
|  |  |  | D9250 | L48 | 147 | L66 | 145 | L44 | L43 | L42 | 141 | L40 | L39 | 138 | 137 | L36 | L35 | 134 | $\llcorner 33$ |
|  |  |  | D9251 | L64 | L63 | L62 | L61 | L60 | L59 | 158 | L57 | L56 | L55 | 154 | L53 | L52 | L51 | L50 | -49 |
| D9250 | Local station operating status | Stores the status of stations 33 to 48 | The bit corresponding to the station number which is in STOP or PAUSE mode, becomes " 1 ". <br> Example: When local stations 7 and 15 are in STOP mode, bits 6 and 14 of D9248 become " 1 ", and when D9248 is monitored, its value is " $16448(4040 \mathrm{H})$ ". |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9251 | Local station operating status | Stores the status of stations 49 to 64 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9252 | Local station error | Stores the status of stations 1 to 16 | Stores the local station number other than the host, which is in error. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | Device Number |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | ${ }^{\text {b7 }}$ | 66 | b5 | b4 | b3 | 62 | b1 | b0 |
| D9253 | Local station error | Stores the status of stations 17 to 32 | D9252 | L16 | 115 | L14 | ${ }^{1} 13$ | L12 | L11 | L10 | L9 | 18 | 17 | L6 | L5 | L4 | 13 | 12 | 4 |
|  |  |  | D9253 | L32 | L31 | 130 | L29 | 128 | 127 | L26 | 125 | $\underline{L} 2$ | L23 | L22 | L21 | L20 | L19 | L18 | $\llcorner 17$ |
|  |  |  | D9254 | L48 | L47 | L46 | L45 | 144 | 143 | L42 | L41 | 140 | L39 | 138 | L37 | L36 | L35 | L34 | L33 |
|  |  |  | D9255 | L64 | L63 | L62 | L61 | L60 | L59 | L58 | L57 | L56 | L55 | 154 | L53 | L52 | L51 | L50 | L49 |
| 09254 | Local station error | Stores the status of stations 33 to 48 | The bit corresponding to the station number which is in error, becomes " 1 ". <br> Example: When local station 12 is in error, bit 11 of D9252 becomes " 1 ", and when D9252 is monitored, its value is "2048 $(800 \mathrm{H}) "$. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9255 | Local station error | Stores the status of stations 49 to 64 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 2.7 Link Special Register List

### 2.21 Assignment of I/O Addresses

I/O addresses must be assigned to I/O module devices before data communication between the CPU and I/O modules.

### 2.21.1 Basics of assignment

I/O assignment is optional.
I/O addresses must be calculated as follows according to whether I/O assignment has been made or not.
(1) No parameter I/O assignment

1) Assign I/O numbers in order of extension base stage setting numbers (as opposed to order of extension cable connection).
2) Assign I/O numbers to the main base and extension base(s) on the assumption that each base has 8 slots. (The final 3 slots on a 5 slot base must be accounted for and represent empty I/O slots.)
3) Assign 16 points to an empty slot.
4) Any extension stage which has been skipped must be accounted for as 8 vacant slots.
(2) "I/O ASSIGNMENT" has been made
5) $16,32,48$ or 64 inputs, outputs, vacancies (i.e. a reservation for later expansion) or special function module I/O points can be assigned to each I/O slot.
6) A special function module will not operate correctly if it is located in a slot allocated to the wrong type of module (i.e. X or Y ) or if the $\mathrm{I} / \mathrm{O}$ count is wrong.
7) Any slot for which an I/O setting has not been made uses the actual I/O capacity of the module loaded.
8) The parameter I/O allocation takes priority over the actual module's I/O capacity.

Hence: The second 16 I/O points of a 32 way module placed in a slot with 16 points allocated, will be unusable, and,
The second 16 I/O points in a slot with 32 points allocated but containing a 16 way module will be unusable.
5) Any I/O module located in a slot allocated as vacant, will be unusable.
6) I/O assignment must be made to any remote I/O station in a data link system.
7) Any I/O combined module (e.g. A42XY) should be allocated as an output module.

### 2.21.2 I/O address assignment examples

(1) No parameter l/O assignment

(2) "I/O ASSIGNMENT" has been made

1) $I / O$ assignment

2) I/O addresses after making "I/O ASSIGNMENT"

Actual loading status


## 3. PROGRAMMING

### 3.1 Introduction

The ACPU may be programmed in any of the relay symbol, logic symbolic and MELSAP languages.
For the MELSAP language, see the MELSAP (SW SAPA) Programming Manual.
The relay symbol language is based on the concept of the relay control ladder. The PC uses a series processing system in which operation is performed in accordance with programs read sequentially.
(1) Program processing

The ladder in Fig. 3.1 is processed by the PC left to right and top to bottom in series. After the END instruction is executed, processing returns to step 0 and repeats operation repeatedly. PC ladders have advantages in that a sneak path prevention diode is not required and there is no limit to the number of auxiliary contacts used.


Fig. 3.1 Operation Processing Sequence
(2) Relay symbol, logic symbolic languages

The relay symbol language is based on relay symbol representations and allows any ladder to be programmed in the form very close to the relay control sequence ladder.
The logic symbolic language is based on the assembly language, one of the languages used to write microcomputer programs, and represents any program in the instruction, source and destination parts.
Any program written in either language is stored onto the memory after it is converted into the machine language.


Fig. 3.2 Relay Symbol, Logic Symbolic Languages

### 3.2 Numeric Value and Character Representations

All numeric values and characters are processed in BIN (binary) by the PC CPU.
All data can be represented by two states, 0 and 1. The PC CPU has conversion functions between BIN and DEC (decimal) and between BIN and HEX (hexadecimal) so that programs can be written and operation results monitored in DEC or HEX. The ACPU can process 16 - and 32 -bit data.
(1) BIN

1) Indicates numeric values represented by 0 and 1.

A carry occurs after 1 in the BIN system.

| BIN | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DEC | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |

The shaded area indicates that a carry has occurred.
2) BIN bits correspond to DEC values as indicated below:

| BIN bit | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $2^{10}$ | $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |
|  | 11 | 1 | 1 | II | 1 | \| | $\\|$ | 1 | \|| | \|| | \\| |
| DEC value | 1024 | 512 | 256 | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |

Example: $1100101=2^{6}+2^{5}+2^{2}+2^{0}=64+32+4+1=101$ BIN 1100101 corresponds to DEC 101.
(2) BCD (Binary Coded Decimal)

A code for representing DEC digits in a BIN format. A carry occurs after 9 in the BCD system.

| DEC | BIN | BCD |  |
| :---: | :---: | :---: | :---: |
| 0 | 0 |  | 0 |
| 1 | 1 |  | 1 |
| 2 | 10 | 11 |  |
| 3 | 11 | 100 |  |
| 4 | 100 | 101 |  |
| 5 | 101 | 110 |  |
| 6 | 110 | 111 |  |
| 7 | 111 | 1000 |  |
| 8 | 1000 | 1001 |  |
| 9 | 1001 | 1 | 0000 |
| 10 | 1010 | 1 | 0001 |
| 11 | 1011 | 1 | 0010 |

## (3) HEX

1) 9 is followed by $A, B, C, D, E$, and $F$ in the HEX system. $A$ carry occurs after $F$.

| DEC | HEX | BCD |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 1 | 1 | 1 |
| 2 | 2 | 10 |
| 3 | 3 | 11 |
| $\vdots$ | $\vdots$ | $\vdots$ |
| $\vdots$ | $\vdots$ | $\vdots$ |
| 9 | 9 | 1001 |
| 10 | A | 1010 |
| 11 | B | 1011 |
| 12 | C | 1100 |
| 13 | D | 1101 |
| 14 | E | 1110 |
| 15 | F | 1111 |
| 16 | 10 | 10000 |
| 17 | 11 | 1001 |
| $\vdots$ | $\vdots$ | $\vdots$ |
| $\vdots$ | $\vdots$ | $\vdots$ |
| 47 | 2 F | 101111 |

2) HEX corresponds to BIN as indicated below:

(4) ASCII
3) ASCII codes correspond to alphanumeric characters and special symbols and are used to communicate data between the PC and external equipment.

Example:

| Alphanumeric Character | ASCII Code |
| :---: | :---: |
| 0 | 30 |
| 1 | 31 |
| 2 | 32 |
| A | 41 |
| B | 42 |
| C | 43 |

2) For further details, see Appendix 4.

### 3.3 System Designing Procedure

When using the PC, any system should be designed in the following procedure which is basically the same as that of the relay control panel designing.


## IMPORTANT

## Note the following:

On switching on the PC power supply, there is a short but finite time before the DC levels reach their operating values. During this period, the unit will not operate normally. The same applies when the power is cut as the DC levels drop below their operating values. Make up a circuit which will overcome any problems which may arise in output control due to this phenomenon.

### 3.4 User Memory Configuration

The user memory may be arranged as required to suit the individual application. Memory allocation is made using any of the peripheral programming devices. Where memory allocation has not been made, the PC uses its default settings as described in Section 3.4.1.

The ACPU allows the following programs to be stored in the sequence program area.


Fig. 3.3 Sequence Program Area Configuration

### 3.4.1 User memory not assigned by parameter setting

(1) A1NCPU

The following memory map is the default settings adopted by the A1NCPU when parameter setting has not been made.


Fig. 3.4 Memory Area Configuration
(2) A2NCPU


Fig. 3.5 Memory Area Configuration
(3) A3N, A3HCPU


Fig. 3.6 Memory Area Configuration

### 3.4.2 User memory assigned in parameters

(1) A1NCPU


Fig. 3.7 Memory Area Configuration
(2) A2NCPU


Fig. 3.8 Memory Area Configuration

## (3) A3NCPU



Fig. 3.9 Memory Area Configuration

## (4) A3HCPU



Fig. 3.10 Memory Area Configuration
(5) The memory area assigned in parameters to the A2N, A3N, and A3HCPU is 144 K bytes maximum. Use the extra file register area when more than 144 K bytes are required.
(6) The extra file register area may be accessed by storing utility program SWOGHP-UTLPC-FN1 into the microcomputer program area and calling this program from the sequence program by the SUB instruction.
For further details, see the SWOGHP-UTLPC-FN1 Operating Manual.

### 3.5 Parameter Setting

Default parameter values may be selected or user parameters may be written using any of the peripheral devices. Table 3.1 gives details on parameter setting.

## REMARKS

Parameter setting involves specifying various PC functions and device ranges as well as assigning the user memory. The set data is stored in the parameter memory area (the first 3 K bytes of the user memory area).


Fig. 3.11 User Memory Area Configuration

### 3.5.1 Parameter setting ranges

| Setting <br> Item |  |  |  | A1NCPU |  | A2NCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Default value | Setting range | Default value | Setting range |
|  | Sequence program memory capacity |  | 6 K steps | 1 to 6 K steps <br> (1K step increments) | 6 K steps | 1 to 14 K steps (1K step increments) |
|  | Subsequence program memory capacity |  |  |  |  |  |
|  | File register capacity |  |  |  | None | 1 to $4 K$ points (1K point increments) |
|  | Comment capacity |  | None | 128 points (128 point increments) | None | 0 to 4032 points (64 point increments) |
|  | Status latch | Memory capacity |  |  | None | $0 / 8$ to 16 K bytes |
|  |  | Data memory |  |  |  | Yes/no |
|  |  | File register |  |  |  | Yes/no (2 to 8K bytes) |
|  | $\underset{\text { trace }}{\text { Sampling }}$ | Memory capacity |  | $\xrightarrow{2}$ | None | 0/8K bytes |
|  |  | Device setting |  |  |  | Device number |
|  |  | Executio |  | - |  | Scan specification |
|  |  | condition |  |  |  | Time specification |
|  |  | Sampling count |  |  |  | 0 to 1024 times (128 time increments) |
|  | Microcomputer program capacity |  | None | 0 to 10 K bytes (2K byte increments) | None | 0 to 26 K bytes ( 2 K byte increments) |
| I/O control setting |  |  | Both input, output in direct mode | Direct or refresh mode can be specified separately for input and output | Both input, output in direct mode | Direct or refresh mode can be specified separately for input and output |
| Latch range setting |  | Link relay (B) | L1000 to 2047 only No setting for others. | B0 to 3FF <br> (1 point increments) | L1000 to 2047 only No setting for others. | 80 to 3FF <br> (1 point increments) |
|  |  | Timer ( $T$ ) |  | T0 to 255 <br> (1 point increments) |  | T0 to 255 <br> (1 point increments) |
|  |  | Counter (C) |  | C0 to 255 <br> (1 point increments) |  | CO 10255 <br> (1 point increments) |
|  |  | Data register (D) |  | $\begin{gathered} \text { D0 to } 1023 \\ \text { (1 point increments) } \end{gathered}$ |  | D0 to 1023 (1 point increments) |
|  |  | Link register (W) |  | W0 to 3FF <br> (1 point increments) |  | W0 to 3FF <br> (1 point increments) |
| Link range setting |  | Number of link stations | None | 1 to 64 | None | 1 to 64 |
|  |  | Input ( X ) |  | X0 to FF (16 point increments) |  | X0 to 1FF (16 point increments) |
|  |  | Output (Y) |  | YOto FF (16 point increments) |  | YO to 1FF (16 point increments) |
|  |  | Link relay (B) |  | B0 to 3FF <br> (16 point increments) |  | B0 to 3FF (16 point increments) |
|  |  | Link register (W) |  | W0 to 3FF <br> (1 point increments) |  | W0 to 3FF <br> (1 point increments) |
| Internal relay (M), latch relay (L), step relay (S) setting |  |  | $\begin{gathered} \text { M0 to } 999 \\ \text { L1000 to } 2047 \end{gathered}$ | M/LSO to 2047 <br> M, L, S in serial numbers to be set in order of M, L, S | $\begin{gathered} \text { M0 to } 999 \\ \text { L1000 to } 2047 \end{gathered}$ | M/LSSO to 2047 <br> M, L, S in serial numbers to be set in order of $\mathrm{M}, \mathrm{L}, \mathrm{S}$ |
| Watch dog timer setting |  |  | 200 ms | 10 ms to 2000 ms (10ms increments) | 200 ms | 10 ms to 2000 ms ( 10 ms increments) |
| Timer setting |  |  | $\begin{gathered} 100 \mathrm{~ms}: \\ \text { To to } 199 \\ 10 \mathrm{~ms}: \\ \text { T200 to } 255 \end{gathered}$ | $100 \mathrm{~ms}+10 \mathrm{~ms}+$ retentive timers $=$ 256 points ( 8 point increments) Timers in serial numbers to be set in order of $100 \mathrm{~ms}, 10 \mathrm{~ms}$, retentive | 100 ms : To to 199 10ms: T200 to 255 | $100 \mathrm{~ms}+10 \mathrm{~ms}+$ retentive timers $=$ 256 points ( 8 point increments) Timers in serial numbers to be set in order of $100 \mathrm{~ms}, 10 \mathrm{~ms}$, retentive |

Table 3.1 Parameter Setting Ranges (Continue)

| A3N, A3HCPU |  | Remarks | Usable Peripheral |  |
| :---: | :---: | :---: | :---: | :---: |
| Default value | Setting range |  | PU | $\begin{aligned} & \text { GPP } \\ & \text { HGP } \\ & \text { PGP } \end{aligned}$ |
| 6 K steps | 1 to 30 K steps <br> (1K step increments) |  | $\bigcirc$ | $\bigcirc$ |
| None | 1 to 30K steps ( 1 K step increments) |  | 0 | O |
| None | 1 to 8 K points (1K point increments) |  | 0 | 0 |
| None | 0 to 4032 points (64 point increments) |  | - | 0 |
| None | $0 / 8$ to 24 K bytes |  | - | $\bigcirc$ |
|  | Yes/no |  |  |  |
|  | Yes/no (2 to 16K bytes) |  |  |  |
| None | 0/8K bytes |  | - | $\bigcirc$ |
|  | Device number |  |  |  |
|  | Scan specification |  |  |  |
|  | Time specification |  |  |  |
|  | 0 to 1024 times (128 time increments) |  |  |  |
| None | 0 to 58 K bytes (2K byte increments) |  | - | 0 |
| Both input, output in direct mode | Direct or refresh mode can be specified separately for input and output |  | $\bigcirc$ | $\bigcirc$ |
| $L 1000$ to 2047 only No setting for others. | B0 to 3FF <br> (1 point increments) |  | 0 | $\bigcirc$ |
|  | T0 to 255 $(1$ point increments) |  |  |  |
|  | $\begin{gathered} \text { Co to } 255 \\ \text { (1 point increments) } \end{gathered}$ |  |  |  |
|  | $\begin{gathered} \text { D0 to } 1023 \\ \text { (1 point increments) } \end{gathered}$ |  |  |  |
|  | W0 to 3FF <br> (1 point increments) |  |  |  |
| None | 1 to 64 |  | - | $\bigcirc$ |
|  | X0 to 7FF <br> (16 point increments) |  |  |  |
|  | Yo to 7FF (16 point increments) |  |  |  |
|  | B0 to 3FF <br> (16 point increments) |  |  |  |
|  | W0 to 3FF (1 point increments) |  |  |  |
| $\begin{gathered} \text { M0 to } 999 \\ \text { L1000 to } 2047 \end{gathered}$ | M/LSO to 2047 <br> $M, L, S$ in serial numbers to be set in order of M, L, S |  | 0 | $\bigcirc$ |
| 200 ms | A3N: 10 ms to 2000 ms (10ms increments) A3H: 200 ms only |  | 0 | $\bigcirc$ |
| 100ms: <br> To to 199 10 ms : T200 to 255 | $100 \mathrm{~ms}+10 \mathrm{~ms}+$ retentive timers $=256$ points (8 point increments) Timers in serial numbers to be set in order of $100 \mathrm{~ms}, 10 \mathrm{~ms}$, retentive |  | $\bigcirc$ | $\bigcirc$ |

Table 3.1 Parameter Setting Ranges (Continue)

|  |  |  | A1NCPU |  | A2NCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Default value | Setting range | Default value | Setting range |
| Counter setting |  | Without interrupt counter | Counter + interrupt counter $=256$ points ( 8 point increments) Counters in serial numbers | Without interrupt counter | Counter + interrupt counter $=256$ points (8 point increments) Counters in serial numbers |
| I/O number assignment | Input (X) module | None | 0 to 64 points (16 point increments) | None | 0 to 64 points (16 point increments) |
|  | Output (Y) module |  |  |  |  |
|  | Special function module |  |  |  |  |
|  | Vacant slot |  |  |  |  |
| Remote run/pause control from digital input |  | None | X0 to FF <br> (1 point each for run and pause contacts. <br> Setting of pause contact alone is not allowed.) | None | X0 to 1FF <br> (1 point each for run and pause contacts. <br> Setting of pause contact alone is not allowed.) |
| Operation mode at time of error | Fuse blow | Continue | Stop/continue | Continue | Stop/continue |
|  | I/O verify error | Stop |  | Stop |  |
|  | Operation error | Continue |  | Continue |  |
|  | Special function module check error | Stop |  | Stop |  |
| Annunciator display mode |  |  |  |  |  |
| STOP $\rightarrow$ RUN operating mode |  | Operating status prior to stop is re-output. | Output data may be re-used at beginning of new operation or cleared | Operating status prior to stop is re-output. | Output data may be re-used at beginning of new operation or cleared |
| Print title |  | None | An alphanumeric print out title may be added. | None | An alphanumeric print out title may be added. |
| Keyword entry |  | None | Max. 6 digits in hexadecimal (0 to 9, A to F) | None | Max. 6 digits in hexadecimal (0 to 9, A to F) |

Table 3.1 Parameter Setting Ranges (Continue)

| A3N, A3HCPU |  | Remarks | Usable Peripheral |  |
| :---: | :---: | :---: | :---: | :---: |
| Default value | Setting range |  | PU | $\begin{aligned} & \text { GPP } \\ & \text { HGP } \\ & \text { PHP } \end{aligned}$ |
| Without interrupt counter | A3N: Counter + interrupt counter $=256$ points (8 point increments) <br> Counters in serial numbers <br> A3H: C224 to 255 used to count the number of interrupt signals by parameter setting |  | - | $\bigcirc$ |
| None | 0 to 64 points <br> (16 point increments) |  | - | $\bigcirc$ |
| None | X0 to 7FF <br> 11 point each for run and pause contacts. <br> Setting of pause contact alone is not allowed.) |  | - | $\bigcirc$ |
| Continue | Stop/continue |  | - | $\bigcirc$ |
| Stop |  |  |  |  |
| Continue |  |  |  |  |
| Stop |  |  |  |  |
| F number display | Display of only F number or alternate display of F number and comment |  | - | 0 |
| Operating status prior to stop is re-output. | Output data may be re-used at beginning of new operation or cleared |  | - | $\bigcirc$ |
| None | An alphanumeric print out title may be added. |  | - | $\bigcirc$ |
| None | Max. 6 digits in hexadecimal (0 to 9, A to F) |  | 0 | 0 |

Table 3.1 Parameter Setting Ranges

## REMARKS

(1) When estimating the memory cassette size required, calculate the number of bytes used from the settings made as follows:

| Item | Setting Unit | Number of Bytes |
| :---: | :---: | :---: |
| Sequence program capacity | 1 K step | 2 K bytes |
| Subsequence program capacity |  |  |
| File register capacity | 1 K point | 2 K bytes |
| Comment capacity | 64 points | 1 K byte |
| Sampling trace enabled | 128 times | 1 K byte |

(2) The minimum comment capacity setting is 1 K byte.

### 3.5.2 Main program memory capacity

1) The main program area is divided into the sequence program and microcomputer program areas.
$\binom{$ Main program }{ memory capacity }$=\binom{$ Sequence program }{ memory capacity }$+\binom{$ Microcomputer program }{ memory capacity }
2) The default value is only available for the sequence program memory capacity ( 6 K steps).
3) Parameters may be set for the sequence program memory capacity only or the sequence program + microcomputer program memory capacity.

## POINT

The minimum sequence program capacity required for the sequence program is 1 K step to execute the microcomputer program as the microcomputer program is called by the SUB instruction in the sequence program.

### 3.5.3 Subprogram memory capacity

1) The subprogram area is divided into the sequence program and microcomputer program areas.
$\left(\begin{array}{c}\left.\begin{array}{c}\text { Subprogram } \\ \text { memory capacity }\end{array}\right)=\binom{\text { Sequence program }}{\text { memory capacity }}+\binom{\text { Microcomputer program }}{\text { memory capacity }} \\ \hline\end{array}\right.$
2) Parameters may be set for the sequence program memory capacity only or the sequence program + microcomputer program memory capacity.
3) With the sequence programs and microcomputer programs written in the main and subprogram areas, respectively, two programs (main program and subprogram) can be run alternately in series or either program can be separately selected and run.

## POINT

(1) The minimum sequence program capacity required for the sequence program is 1 K step to execute the microcomputer program as the microcomputer program is called by the SUB instruction in the sequence program.
(2) By setting the subprogram capacity, the timer/counter set value area and $P$, I address storage area are automatically set to 6K bytes.

### 3.5.4 File register

1) Assigned to the end of the user memory area.
2) When extra data registers are required, the user memory area is used as file registers.


Fig. 3.12 File Register Assignment

### 3.5.5 Comment

1) Can be set to 128 points ( 2 K bytes), $F 0$ to 127 , when the A1NCPU is used. Can be set to a maximum of 4032 points in 64 point ( 1 K byte) increments when the $A 2 N, A 3 N$, A3HCPU is used.
2) The comment written is stored in the PC as follows:

A1NCPU..... Memory area in the CPU module.
$\left.\begin{array}{l}\text { A2NCPU } \\ \text { A3H, A3NCPU }\end{array}\right\} \begin{gathered}\cdots \cdots \text { User memory area in the memory } \\ \text { cassette. }\end{gathered}$

### 3.5.6 Status latch

1) Used as a fault finding facility, this enables a "snap shot" of the PC device memory to be taken and stored in a dedicated area of the PC memory. The snap shot is triggered by the SLT instruction. This allows the device memory to be monitored and is very useful for program debugging.
2) The following data may be written to the status latch memory area:

- Data memories

X, Y, M, L, S, B, F, T/C (contact, coil) $\cdots$....ON/OFF data
T, C......Present value
D, W, A0, A1, Z, V…. Data

- File register……Data

3) The status latch area is set as follows:

| Data memory | 8K bytes |
| :---: | :---: |
| File register | Number of points set |

### 3.5.7 Sampling trace

1) Used as a fault finding facility, this allows the data from a selection of specified devices to be recorded in a dedicated area of the PC memory for each of a defined number of scans or at defined time intervals. This allows the recorded progress of device statuses to be examined over a series of scans or time intervals and is very useful for program debugging.
2) The following data may be set to the sampling trace area:
(a) Parameter setting

- Memory capacity
(b) List monitoring
- Device
- Execution condition
- Sampling count after STRA instruction execution
- Total sampling count

3) Memory capacity setting

Set whether or not the sampling trace function is executed. 8 K bytes are set by specifying the sampling trace.
4) Device setting

The following devices may be used for the sampling trace:

| Device |  | Max. Number <br> of Points |
| :---: | :---: | :---: |
| Bit device | X, Y, M, L, S, B, F, T/C coil, T/C contact | 8 |
| Word device | T, C, D, W, R, A, Z, V | 3 |

5) Execution condition setting

Sampling trace may be executed by either of the following conditions:

Per END.
Per specified time interval $\cdots \cdots$....Time specified
6) Sampling data stop and resumption methods

After sampling is performed at the count preset on the A6GPP, A6PHP, A6HGP after the STRA instruction is executed, the sampling trace data is latched and the sampling is stopped.
To resume the sampling, execute the STRAR instruction.


The sampling count after STRA instruction execution must satisfy the following condition:

$$
\left.\left\lvert\, \begin{array}{c}
\text { Sampling count after } \\
\frac{\text { STRA instruction }}{\text { execution }}
\end{array}\right.\right) \leqq \mid \text { total sampling count } \mid
$$

7) Total sampling count

May be set to 1024 times max.


### 3.5.8 Latch range setting

1) Any latched device data remains unchanged if power failure occurs during PC run and is not cleared when power is restored or the RESET switch set to RESET.
2) The latched device data is cleared by setting the RESET switch to LATCH CLEAR with the RUN key switch in STOP position.

### 3.5.9 Link range setting

Set the link range as follows in accordance with the devices used:

- Input $(X)$, output $(Y)$..... Range for use in the master, local and remote stations.
- Link relay .................... Range in which the link relay is switched on/off as a coil in the master and local stations.
- Link register ................ Data storage range in the master and local stations.
3.5.10 Internal relay (M), latch relay (L), step relay (S) setting

Must be allocated in order of the internal, latch and step relays and may be set independently, i.e. internal relay only, latch relay only or step relay only.

### 3.5.11 Watch dog timer setting

Must be equal to or greater than the maximum value of scan time. (The A3HCPU setting is fixed at 200 ms .)

### 3.5.12 Timer selection

1) Specify the head number of each timer. In this case, the 10 ms timer head number must be less than that of the 100 ms retentive timer.
2) Timer setting may be made in multiples of 8 points and must be assigned in order of $100 \mathrm{~ms}, 10 \mathrm{~ms}$ and 100 ms retentive timers.
3.5.13 Counter selection
3) Specify the head number of the interrupt counter in units of 8 points.
4) Must be assigned in order of the counter and interrupt counter, and may be specified independently, i.e. counter only or interrupt counter only.
5) The A3H interrupt counters are used to count the number of interrupt signals and C224 to 255 are used as required.

### 3.5.14 I/O assignment

1) Specify the number of points for the main and extension base slots in multiples of 16 points.
2) The parameter I/O assignment has priority over the actual module's I/O capacity.

### 3.5.15 Remote run/pause contact

1) The remote run/pause input contacts allow the $P C$ to be switched to STOP/PAUSE mode.
2) 1 point can be set to each of the remote run and remote pause contacts. Setting of the pause contact alone is not allowed.

### 3.5.16 Operation mode at time of error

Specify whether the PC operation is continued or stopped when an error has occurred.

|  | Error | CPU Status |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Operation | RUN LED |  | Special relay switched on | Special register for staring data | Self-check error number (D9008) |
|  |  | Default value | A1N, A2N | A3N, A3H |  |  |  |
| Operation error | Sequence program error, e.g. the value to be converted into BCD is greater than 0 to 9999 (or 0 to 99999999 ). | Continue | Flicker | On | M9010 M9011 | $\begin{aligned} & \text { D9010 } \\ & \text { D9011 } \end{aligned}$ | 50 |
| I/O module verify error | Any $1 / O$ module status detected is different from that at power on (e.g. 32-point module change). | Stop | Flicker | Off | M9002 | D9002 | 31 |
| Fuse blow error | An output module fuse has blown. | Continue | Flicker | On | M9000 | D9000 | 32 |
| Function module error | FROM/TO Instruction has been executed to the slot without any special function module. | Stop | Flicker | Off | M9010 M9011 | $\begin{aligned} & \text { D9010 } \\ & \text { D9011 } \end{aligned}$ | 46 |

Table 3.2 Operation Mode at Time of Error

### 3.5.17 Annunciator display mode

1) Specify whether a comment is indicated or not in addition to the F number detected, on the CPU front LED display.
2) No comment $\cdots \cdots$ Only the $F$ number is displayed. Comment displayed $\cdots \cdots$ The $F$ number and comment are displayed alternately at intervals of 2 seconds.

### 3.5.18 STOP to RUN operating mode

1) Specify the output $Y$ status when the RUN key switch is set from STOP to RUN.
2) Re-output $\cdots$....Operation status prior to stop is re-output. Output after operation execution…. Operation status prior to stop is cleared and status at the beginning of new operation is output.

### 3.5.19 Entry code

The entry code is made to protect the contents of program of the programmable controller. Enter the entry code to a maximum of 6 digits by use of 0 to 9 and $A$ to $F$ alphanumeric characters. If the entry code has been entered, the read operation of parameters, main sequence program and sub-sequence program in the programmable controller and the write operation from the peripheral equipment cannot be performed unless the entry code is entered on the peripheral equipment.
The above described read and write operations cannot be performed if a different entry code is set. The entry code can be canceled or changed after the code is set and the operation is ready. However, the entered code cannot be read.
If you have forgotten the entry code, the operation of programmable controller cannot be performed until the all clear operation by the A7PU or A6GPP, A6HGP is performed to clear all the contents of memory. In this case, all the stored memory contents of programmable controller are erased. For the details of entry code loading procedure, refer to the Operation Manual for A7PU or A6GPP, A6HGP.

### 3.5.20 Print title entry

By use of the print title entry function, names and machine names can be provided for programs created by the user and stored in the user memory area of PC.
Also, a print title can be printed and can be used for the cover of user program.
A maximum of 128 characters can be entered and all the keys on the MELSAP keyboard can be used for the entry.
For the details of print title describing and printing procedures, refer to the Operation Manual for A6GPP, A6HGP (A series).

### 3.6 CPU Processing

### 3.6.1 Operation processing

(1) Stored program

The user-written program stored in the PC CPU memory area is executed by the CPU reading and acting on its instructions. Device statuses are controlled in accordance with the operation result.
(2) Repeated operation

A series of processing operations executed repeatedly as follows:
The PC sequentially executes the program stored in the CPU memory area beginning with step 0 . After the END (FEND) instruction is executed, the PC performs internal processing (e.g. timer/counter present value update, self-diagnosis) and returns to step 0 .


Fig. 3.13 PC Operation Processing

## REMARKS

Processing from one step 0 to another or one END (FEND) to another is referred to as 1 scan. Hence, 1 scan of the PC is the sum of the user-written program (step 0 to END) processing time and PC internal processing time.

### 3.6.2 I/O processing

In the MELSEC-A series, the I/O processing system depends on the CPU as follows:

A1N, A2N, A3N, A3H $\cdots \cdots$. Direct or refresh mode selected
(1) Direct mode

1) In this mode, each input signal is entered to the CPU and used as input data. Each operation result in the program is output to the output data memory and output module.


Fig. 3.14 I/O Data Flow in Direct Mode
2) An output module change lags max. 1 scan behind the corresponding input module change as shown in Fig. 3.15.


Fig. 3.15 Output $Y$ Change to Corresponding Input $X$ Change
(2) Refresh mode

1) In this mode, a batch of input module changes is entered to the input data memory of the CPU before each scan is executed. This input data memory data is used to execute operation.
Each operation result is output to the output data memory. After the END instruction is executed, a batch of the output data memory contents is output to the output module.


Fig. 3.16 I/O Data Flow in Refresh Mode
2) An output module change lags max. 2 scans behind the corresponding input module change as shown in Fig. 3.17. Note that 1 scan time in refresh mode is less than that in direct mode if the I/O refresh time is included because the processing time of one instruction is shorter in refresh mode than in direct mode.


Output Y5E is switched on by input X5 switched on.

The external contacts close immediately before the input refresh is made. X5 is switched on when the input refresh is made. Y 5 E is switched on when the operation of step 56 is executed. The external load is switched on when the output refresh is made after the END instruction is executed. The delay time (external contact change to external load change) is therefore 1 scan.

The external contacts close immediately after the input refresh is made. X5 is switched on when the next input refresh is made. Y5E is switched on when the operation of step 56 is executed. The external load is switched on when the output refresh is made after the END instruction is executed. The delay time (external contact change to external load change) is therefore 2 scans.

Fig. 3.17 Output Y Change to Corresponding Input X Change
(3) $1 / \mathrm{O}$ timing comparison

The ON/OFF timings of input ( X ), output $(\mathrm{Y}$ ) and external load differ as shown below in direct and refresh modes.

| I/O Control Mode |  | CPU Used |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input | Output | A1N | A2N | A3N | A3H |
| Direct | Direct | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Direct | Refresh |  |  |  | $\bigcirc$ |
| Refresh | Direct | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Refresh | Refresh | $\bigcirc$ | $O$ | $\bigcirc$ | $\bigcirc$ |

Input: direct, output: direct


Input: direct, output: refresh


Input: refresh, output: refresh

(4) I/O refresh time

1) Input refresh (before execution of step 0) and output refresh (after execution of END instruction) processing time can be calculated as follows:

Refresh time $=\frac{\text { number of input }+ \text { output points }}{16} \times \mathrm{t}$ 〔 $\mu \mathrm{sec}$ 〕
where, $t=5.4(\mathrm{~A} 1 \mathrm{~N}$ to A 3 N$)$ or $4.375(\mathrm{~A} 3 \mathrm{H})$
2) The number of input and output points depends on the I/O module and special function module locations as shown below:


## POINT

The special function module is calculated as having 32 inputs and 32 outputs.

Example: X30 to X4F, Y30 to Y4F
3) The number of input points is the sum of the I/O points of all modules from the input or special function module in the lowest slot number to the one in the highest slot number.

Example: Sum of the module points between $X 0$ and X7F in the above I/O allocation
$\underline{\text { Input points }=16+32+32+16+32=128}$
4) The number of output points is the sum of the l/O points of all modules from the output or special function module in the lowest slot number to the one in the highest slot number.

Example: Sum of the module points between Y30 and YCF in the above I/O allocation

$$
\text { Output points }=32+16+32+64+16=160
$$

5) Calculation of refresh time

Refresh time can be reduced by arranging the same modules sequentially as shown on the left below.


Same modules loaded sequentially


Same modules loaded non-sequentially

### 3.6.3 Scan time

1) Indicates the execution time of 1 scan.


Fig. 3.18 Scan Time
2) Scan time of the ACPU used in an independent system can be calculated as follows.

$$
\left(\begin{array}{c}
\text { Scan time })=\left(\begin{array}{c}
\text { sum of instruction } \\
\text { operation times }
\end{array}\right.
\end{array}\right)+\binom{\text { timer timing, counter counting }}{\text { processing and self-diagnosis time }}
$$

## REMARKS

An independent system consists of a main base and extension base(s) connected by extension cables and is not used with data link or computer link.
3) The PC stores scan times in special registers D9017 to 9019 in units of 10 ms .
a) Data stored in D9017 to 9019

- D9017......Minimum value of scan time
- D9018......Present value of scan time
- D9019……Maximum value of scan time
b) Scan time accuracy

Scan time accuracy is $\pm 10 \mathrm{~ms}$.
Hence, when 5 exists in D9017 to 9019, the actual scan time is between 40 and 60 ms .
c) D9017 to 9019 are not cleared and store the scan time if the WDT instruction is executed.

## REMARKS

Scan time monitored by the peripheral is as follows:

- Scan time is 0 to $20 \mathrm{~ms} \cdots \cdots 10 \mathrm{~ms}$ is indicated.
- Scan time is 10 to $30 \mathrm{~ms} \cdots \cdot 20 \mathrm{~ms}$ is indicated.


### 3.6.4 Constant scan

(1) Constant scan

Executes the program repeatedly at a specified interval as shown below.

(2) Constant scan time setting

1) Setting range is as follows:

A1N, A2N, A3NCPU $\cdots \cdots 10 \mathrm{~ms}$ to 2000 ms in 10 ms increments
A3HCPU $\cdots \cdots .10 \mathrm{~ms}$ to 190 ms in 10 ms increments
2) The set value is written to special data register D9020.


## POINT

The ladder rung shown above should be written at the beginning of the sequence program since D9020 is cleared to 0 when the PC is switched on or reset.
3) The constant scan period is ignored if the sequence program scan time is greater than the set value.
4) The constant scan facility may not operate normally if the scan time becomes temporarily greater than the set value, since the constant scan function is processed by the CPU timers. The set value must therefore be specified with the maximum program scan time fully taken into consideration. The constant scan setting is 40 ms in the following example.

5) The sequence program is not processed after the END instruction until the next scan is started. (All device memory data remains as it was before the END instruction was processed.) An interrupt program, however, will be executed if its start factor occurs during the wait period prior to the next scan.
6) D9020 data is read after the END instruction is executed. When the CHG instruction is used, D9020 data is read after the CHG instruction is executed.
(3) Operation comparison between direct and refresh modes

1) Input and output in direct mode

Operation is as shown below when constant scan time is set to 80 ms .

2) Input and output in refresh mode

Operation is as shown below when constant scan time is set to 80 ms .

(4) Note on setting constant scan time

The constant scan time must be set within the WDT set value. Otherwise a WDT error will occur.

### 3.6.5 Watch dog timer (WDT)

1) PC internal timer used to detect any PC hardware fault and program error. Defaults to 200 ms .
2) The PC resets the WDT to 0 before step 0 is executed (after END processing is executed).
3) The WDT does not time out while the PC operates correctly and executes the END (FEND) instruction within the set value in the sequence program.
4) The WDT error occurs when the scan time exceeds the WDT set value and:

- The PC switches all outputs off and continues operation up to the END instruction.
- 22 is stored to D9008 in BIN on execution of the END instruction.
- M9008 is switched on and 25 is stored to D9008 in BIN.
- 22 is stored to D9008 in BIN on execution of the END instruction.


Fig. 3.19 Resetting the Watch Dog Timer

## REMARKS

The WDT set value can be changed by parameter setting. (For the parameter setting, see Section 3.5.11.)

### 3.6.6 Clearing data

Data may either be latched and unlatched in the PC CPU.
(1) Latched data

Latched data remains unchanged if the power is switched off. Latched devices default to L1000-L2047. Other devices and ranges may be set in parameters as required.

1) Latched data can be cleared by setting the RESET switch to LATCH CLEAR or resetting in the program.
2) File registers should be cleared in the program.
(2) Unlatched data

Unlatched data is cleared when the power is switched off.

1) Unlatched devices are cleared when the power is switched from off to on or the RESET switch set to RESET.

### 3.7 Program Types and Configurations

The following types of program are available on the MELSEC-A series PCs.

| User <br> program | $\left\{\begin{array}{l}\text { Main program } \\ \text { Sequence program } \\ \text { Microcomputer } \\ \text { program }\end{array}\right.$ | Main routine <br> program <br> Subroutine program <br> Interrupt program <br> Subprogram <br> User-written micro- <br> Computer program |
| :--- | :--- | :--- |
| $\left\{\begin{array}{l}\text { Subsequence } \\ \text { program }\end{array}\right.$ | Main routine <br> program <br> Submicrocomputer <br> program | Subroutine program <br> Interrupt program |
| User-written micro- <br> computer program |  |  |



Fig. 3.20 Program Types and Configurations

## 3. PROGRAMMING

MELSEC-A

### 3.7.1 Main program

Consists of the sequence program (which is always executed after PC operation is started) and microcomputer program (which is called by the SUB instruction from the sequence program).
3.7.2 Subprogram

1) The $A 3 N, A 3 H C P U$ allows a subprogram to be stored separately from the main program.
2) Like the main program, the subprogram consists of the sequence program and microcomputer program.
3) The main program and subprogram can be executed alternately in series or either program can be separately executed.
4) The CHG instruction is used to switch between the main and subprograms. After entering the main or subprogram, that program is processed repeatedly until the CHG instruction is executed again.


Fig. 3.21 Switching between Programs

### 3.7.3 Sequence program

Consists of the main routine program (which is normally executed) the subroutine program (which is called by the CALL instruction) and the interrupt program (which is called by an interrupt signal).

### 3.7.4 Microcomputer program

Written in machine language and called by the SUB instruction from the sequence program.


Fig. 3.22 Calling a Microcomputer Program

### 3.7.5 Main routine program

1) Placed at the head of the sequence program area and executed every scan.
2) Any program in the ACPU cannot be executed without the main routine program.

### 3.7.6 Subroutine program

1) Executed by the CALL instruction from the main routine program.
2) Used to call a common program routine several times during a scan or when a given condition is enabled.
3) Must be written after the main routine program (after FEND).
4) When the input condition for the CALL instruction is on, the subroutine program is run. When it is off, the main routine program is run.

Fig. 3.23 Subroutine Program Execution
Up to five subroutine nesting levels are possible.


Fig. 3.24 Subroutine Program Example

### 3.7.7 Interrupt program

Executed when its interrupt factor occurs and written to any of the interrupt pointers 10 to 131 .
(1) Interrupt pointer (I)

Interrupt pointers (I) are assigned to interrupt factors as shown in Table 3.3.

| Interrupt Pointer | Interrupt Factor |  | Interrupt Pointer | Interrupt F |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | From Al61 interrupt input module | 1st point | 116 | (*1) <br> Interrupt generated by special function module | 1st module |
| 11 |  | 2nd point | 117 |  | 2nd module |
| 12 |  | 3rd point | 118 |  | 3 rd module |
| 13 |  | 4th point | 119 |  | 4th module |
| 14 |  | 5th point | 120 |  | 5th module |
| 15 |  | 6th point | 121 |  | 6th module |
| 16 |  | 7th point | 122 |  | 7th module |
| 17 |  | 8th point | 123 |  | 8th module |
| 18 |  | 9th point | 124 | Unused |  |
| 19 |  | 10th point | 125 |  |  |
| 110 |  | 11th point | 126 |  |  |
| 111 |  | 12th point | 127 |  |  |
| 112 |  | 13th point | 128 |  |  |
| 113 |  | 14th point | 129 | Interrupt factor every 40 ms of internal timer (*2) |  |
| 114 |  | 15th point | 130 | Interrupt factor every 20 ms of internal timer (*2) |  |
| 115 |  | 16th point | 131 | Interrupt factor every 10 ms of internal timer (*2) |  |

Table 3.3 Interrupt Pointers and Interrupt Factors

1) *1: Interrupt pointers 116 to 123 are dedicated to interrupt signals generated by special function modules (not Al61). Pointers are assigned to modules in order of I/O allocation.
2) *2: Interrupt pointers 129 to 131 are time based interrupts at intervals of $40 \mathrm{~ms}, 20 \mathrm{~ms}$ and 10 ms in which the interrupt program or count is executed at the specified intervals.
3) The interrupt priority is as follows:

High $\xrightarrow[\text { Priority }]{116 \text { to } 123,10 \text { to } 115,131,130,129}$ Low

## POINT

(1) The EI instruction should be written in the program to enable interrupt processing. Any interrupt factor occurring prior to the $E l$ instruction will wait to be processed until the El instruction is processed. Any interrupt occurring while the PC is in STOP mode will wait to be processed until after the PC is in RUN mode and the EI instruction has been processed.
(2) Any interrupt program may be run during the execution of basic or application instructions.
(2) Interrupt program

The interrupt program is only executed when its interrupt factor occurs and is written to any of the interrupt pointers 10 to 131 .

1) The interrupt program must be written after the FEND and before the END instructions.
2) The interrupt pointer (I) must be written at the beginning of the interrupt program.
3) The IRET instruction must be written at the end of each interrupt program in order to return to the sequence program location from which the jump was made to the interrupt program.


Fig. 3.25 Interrupt Program Processing

### 3.7.8 Utility program

1) This maker-supplied microcomputer program allows various controls and operations (e.g. PIP control, trigonometric function operation, code conversion) and is called by the SUB instruction from the sequence program.
2) For details of functions, see the corresponding program operating manual.
3) The utility program cannot be stored in the subprogram area.

### 3.7.9 User-written microcomputer program

1) Written by the user in machine language and called by the SUB instruction from the sequence program.
2) For the writing and storing procedures, see Section 8.

### 3.8 Using Subprogram

The main/subprogram switching method differs between the A3N and A3HCPUs as described below:

1) In the A3NCPU, the CHG instruction is only executed on the leading edge of its input condition.
2) In the A 3 HCPU , the CHG instruction is executed repeatedly while its input condition is on.
3) The ACPUs have operation result memories which store operation results during one scan.
The A 3 N and A3HCPUs have memory areas to store the main and subprograms separately.

### 3.8.1 Using the CHG instruction with the A3NCPU

a) The main program is run with the repeatedly triggered instruction executed in accordance with its input condition and the edge triggered instruction executed in accordance with its input condition and previous operation result.
$\downarrow$ CHG instruction executed

b) The subprogram is run with the repeatedly triggered instruction executed in accordance with its input condition and the edge triggered instruction executed in accordance with its input condition and previous operation result.
$\downarrow$ CHG instruction executed
Return to step a).

### 3.8.2 Using the CHG instruction with the A3HCPU

a) The main program is run with the repeatedly triggered instruction executed in accordance with its input condition and the edge triggered instruction executed in accordance with its input condition and previous operation result.

b) The subprogram is run with the repeatedly triggered instruction executed in accordance with its input condition and the edge triggered instruction executed in accordance with its input condition and previous operation result.

[^0]
### 3.8.3 Notes on write during run

1) Programs may be written to a sub or main program area while the PC is running that program area, however, in some cases, control problems may occur (for example, WDT time out). In order to avoid this, it is preferable to write a program into whichever program area, sub or main, is currently not running. In this case, the CHG instruction may be disabled using special relays M9051, M9056 and M9057.

|  | Main Sequence Program | Subsequence Program |
| :---: | :---: | :---: |
| Ladder example |  |  |
| Operation | The CHG instruction is executed and the main sequence program switched to the subsequence program. The CHG instruction is not executed when M9051 and/or M9057 is on. | The $\square$ instruction is executed and the subsequence program switched to the main sequence program. The CHG instruction is not executed when M9051 and/or M9056 is on. |
| Special relays | M9051…. Switched on during main (sub) sequence program transfer to the CPU. Automatically switched off when the transfer is complete. <br> M9056…. Switched on on completion of the main sequence program transfer to the CPU. Automatically switched off on completion of pointer (P) or interrupt pointer (I) address storage. <br> M $9057 \cdots \cdot$ Switched on on completion of the subsequence program transfer to the CPU. Automatically switched off on completion of pointer (P) or interrupt pointer (I) address storage. |  |

Fig. 3.26 Interlocking the CHG Instruction Execution Conditions
2) The main and sub programs are rewritten as shown below.


Fig. 3.27 Program Rewrite Timing Chart
3) Main (sub) program rewrite procedure


### 3.8.4 Notes on writing subprogram

1) When there is an interrupt program, the same interrupt programs must be written in the main and subsequence programs using the same interrupt pointer numbers.
2) A timer and a counter cannot be used with the same device number in the main and subsequence programs. If the timer and counter numbers are the same, the RST T/C instruction may be used in the main (sub) sequence program when the OUT T/C instruction exists in the (sub) sequence program because the RST T/C instruction resets the $T / C$ present value on completion of its execution.
3) Any interrupt is disabled while the CHG instruction is being executed. Hence, an interrupt program is only executed after the CHG instruction is executed if the corresponding interrupt factor occurs.
4) The pointer $(P)$ indicating the destination of the branch instruction (CJ, SCJ, CALL, JMP) may be used with the same numbers in both the main and subsequence programs.

### 3.9 Using Interrupt Programs

Interrupt status depends on the interrupt condition as described below:

1) Several interrupts have occurred

When several interrupt factors have occurred at the same time, the interrupt programs are executed in accordance with the priority of the corresponding interrupt pointer numbers.
2) Interrupt disable

- If an interrupt occurs during execution of the CHG instruction in the A3N, A3HCPU, the interrupt program is executed after the CHG instruction execution is complete.
- If an interrupt occurs during execution of the FROM / TO instruction, the interrupt program is executed after read/write is complete.

3) Other instructions

The interrupt program is executed during execution of any instruction other than those specified in above 2).

## Example:

If an interrupt occurs after 16 bits have been transferred during execution of the 32 -bit data transfer (DMOV) instruction, the DMOV instruction is stopped and the interrupt program executed. The remaining 16 bits are transferred after the interrupt program run is complete.
When storing data used in the interrupt program by using the sequence program, the DI, EI instructions should be used to disable the interrupt program until execution of the data storage area is complete.
4) Real time interrupt

Interrupt status of interrupt pointers 129 to 131 (real time interrupt pointers) depends on the CPU used as described below:

A3HCPU......If link refresh is being executed when an interrupt has occurred, the interrupt waits to be processed until the refresh is complete.

A1N, A2N, A3NCPU......If link refresh is being executed when an interrupt has occurred, the interrupt program is executed immediately.


Fig. 3.28 Real Time Interrupt Status
5) Interrupt during END processing

If an interrupt occurs during END processing, the interrupt waits to be processed until the END processing is complete only when the other station status is being monitored in a data link system.
6) Interrupt during constant scan wait period

An interrupt program corresponding to the interrupt factor is executed if the interrupt occurs during the wait period with the constant scan facility set.

### 3.9.1 Notes on writing interrupt programs

1) Any device switched on by the PLS instruction in an interrupt program remains on until that interrupt program is executed.
2) Interrupt is disabled while an interrupt program is being executed. The EI, DI instructions should not be executed in any interrupt program.
3) The status of any device used in the interrupt program remains the same after the interrupt program has been executed.
4) Interrupt during alternate run of main and subprograms
a) The interrupt program in the currently running program is executed when there are interrupt programs in both the main and subprograms.
b) If one program has an interrupt program and the other not, the following occurs when an interrupt occurs during run of the program without any interrupt program:

- 10 to $123 \cdots$....Results in an error and stops the PC.
- 129 to $131 \cdots \cdots$ Ignored.

5) Timers must not be used in any interrupt program. Timer contacts may be switched on or the present value may be equal to the set value if the timer coil is off.

### 3.10 Using Annunciators

(1) A1N, A2NCPU $\cdots \cdots$ The ERROR LED on the CPU front flickers when the annunciator is switched on.
(2) A3N, A3HCPU.....An F number is indicated on the LED display when the annunciator is switched on. The detected F number and its comment can be displayed alternately by parameter setting.
(3) When many annunciators are used, shorter scan time can be achieved by using the SET F:.j instruction than by using the OUT Fi.j instruction.
This is because the SET $\mathrm{F}^{-}$instruction is only executed on the leading edge of its input condition whereas the OUT F ${ }^{[-j}$ instruction is executed independently of its input condition.
(4) Reset the annunciator coil switched on by the $\operatorname{SET} F$ instruction as described below:

1) Annunciator number detected by the SET F Fi.j instruction

- Execute the RST F?: instruction.

2) Annunciator number stored in D9009, D9125

- Execute the LEDR instruction.
- Press the INDICATOR RESET switch on the front of the A3N, A3HCPU.
(5) When a comment is required, write it to the F number device using any of the following characters:
- Numeral $\cdots \cdots 0$ to 9
- Alphabet….A to $Z$ (Capital)
- Special symbol….. $<,>,=, \times, 1$, , +, 一
(6) Any annunciator switched on by other than the SET F: or OUT F:.j instruction is processed in the same way as the internal relay and the functions described in above (1) to (5) are not available.

*M9020 acts as a timing clock and switches on/off at intervals of 1 scan.

Fig. 3.29 Annunciator Display Program

### 3.11 Offline Switch

Separates Y, M, L, S, B, F coil (OUT instruction) from the sequence program and retains its ON/OFF status independently of the OUT instruction execution condition.
This function is useful for program debugging or during machine adjustment.
The offline switch is used in test mode of the peripheral device.
(1) PU

(2) GPP/HGP/PHP


For further details, see the corresponding peripheral device operating manual.

## 4. INSTRUCTIONS

### 4.1 Classification

The instructions of MELSEC-A series are largely classified into sequence instructions, basic instructions, and application instructions. These instructions are shown in Table 4.1.

| Classification of instructions |  | Description | Page |
| :---: | :---: | :---: | :---: |
| Sequence instruction | Contact instruction | Operation start, series connection, parallel connection | 5-2 to 5-4 |
|  | Connection instruction | Ladder block connection, operation result storage/read | 5-5 to 5-13 |
|  | Output instruction | Bit device output, pulse output, output reverse | 5-14 to 5-25 |
|  | Shift instruction | Bit device shift | 5-26 to 5-27 |
|  | Master control instruction | Master control | 5-28 to 5-29 |
|  | Program branch instruction | Program jump, subroutine/interrupt program call | 5-30 to 5-40 |
|  | Program switching instruction | Switching between main and subprogram | 5-41 to 5-48 |
|  | FOR to NEXT instruction | Program repeated between $F O R$ and $N E X T$ instruction | 5-49 to 5-50 |
|  | Refresh instruction | Link refresh, partial refresh execution | 5-51 to 5-56 |
|  | Termination instruction | Program termination | 5-57 to 5-60 |
|  | Other instructions | Program stop, no operation, etc. | 5-61 to 5-64 |
| Basic instruction | Comparison operation instruction | Comparison such as $=,>$, and $<$ | 6-2 to 6-7 |
|  | Arithmetic operation instruction | Addition, subtraction, multiplication, and division of BIN and BCD | 6-8 to 6-37 |
|  | $B C D \longleftrightarrow$ BIN conversion instruction | Conversion from BCD to BIN and BIN to BCD | 6-38 to 6-44 |
|  | Data transfer instruction | Transfer of specified data | 6-45 to 6-55 |
| Application instruction | Logical operation instruction | Logical operation such as logical sum and logical product | 7-2 to 7-20 |
|  | Rotation instruction | Rotation of specified data | 7-21 to 7-29 |
|  | Shift instruction | Shift of specified data | 7-30 to 7-36 |
|  | Data processing instruction | Data processing such as 16 -bit data search, decode, and encode | 7-37 to 7-52 |
|  | FIFO) instruction | Read/write of FIFO table | 7-53 to 7-57 |
|  | Buffer memory access instruction | Special function module and read/write | 7-58 to 7-62 |
|  | Local, remote I/O station access instruction | Local, remote //O station data read/write | 7-63 to 7-70 |
|  | Display instruction | ASCII code print, character display on LED, etc. | 7-71 to 7-85 |
|  | Others | Instructions which are not included in the above classification, such as WDT reset, and set/reset of carry flag. | 7-86 to 7-96 |

Table 4.1 Classification of Instructions

### 4.2 Instruction List

### 4.2.1 Explanation for instructions lists

Instruction lists in Section 4.2.2 to 4.2.4 are in the following format.


Table 4.2 Explanation for Instructions Lists

## Explanation

(1) $\cdots \cdot$. Classifies the instructions by applications.
(2) $\cdots \cdots$ Indicates the unit of processing at the execution of instruction.

| Unit of <br> Processing | Device | Number of Points |
| :---: | :---: | :---: |
| 16 bits | X, Y, M, L, S, F, B | Max. 16 points in units of 4 points. |
|  | T, C, D, W, R, A, Z, V | 1 point |
|  | X, Y, M, L, S, F, B | Max. 32 points in units of 4 points. |
|  | T, C, D, W, R, A0, Z | 2 points |

(3) $\cdots$...Indicates the instruction symbol used for the program. The instruction symbol is shown on a 16 -bit instruction basis. The symbols of a 32 -bit instruction and an instruction executed only at the rise from OFF to ON are as indicated below:

32-bit instruction $\cdots \cdots . \mathrm{D}$ is added to the head of instruction.
Example:


Instruction executed only at the rise from OFF to ON $\cdots \cdots . \mathrm{P}$ is added to the end of instruction.

(4) $\cdots \cdots$ Indicates the symbol diagram in the circuit.


Fig. 4.2 Symbol Representations in Ladder
Destination: Indicates the destination of data after operation.
Source: Stores data before operation.
(5) $\cdots \cdot \cdot$ Indicates the processing of each instruction.

| $(\mathrm{D})+(\mathrm{S}) \rightarrow(\mathrm{D})$ <br> Indicates 16 bits. |  |  |
| :---: | :---: | :---: |
|  | Upper 16 bits | Lower 16 bits |

(6)......Indicates the execution condition of each instruction and details are as described below:

| Symbol | Execution Condition |
| :---: | :---: |
| No entry | Instruction which is always executed. |
| $\square$ | Instruction which is executed during ON. Executes instruction <br> only while the preceding condition of that instruction is on. <br> When the preceding condition is off, that instruction is not <br> executed and not processed. |
| Lnstruction which is executed once during ON. Executes instruc- |  |
| tion only at the positive transition of the preceding condition of |  |
| instruction, i.e. the condition changes from off to on. Thereafter, |  |
| even if the condition is on, that instruction is not executed and |  |
| not processed. |  |$|$| Instruction which is executed once during OFF. Executes instruc- |
| :--- |
| tion only at the negative transition of the preceding condition of |
| instruction, i.e. the condition changes from on to off. Thereafter, |
| even is the condition is off, that instruction is not executed and |
| not processed. |

(7) $\cdots \cdots$...Indicates the number of steps of each instruction. The number of steps, which change depending on conditions, is indicated in two stages. For details, refer to each instruction.
(8)......The - mark indicates that the instruction can be indexed $(Z$, V).
(9)......The - mark indicates that the instruction is a subset instruction.
(10)..... The mark indicates that a carry flag will change.
(11) $\cdots \cdots$. The - mark indicates that an error flag will turn on at operation error time.
(12) $\cdots \cdot$ Indicates a page which explains each instruction.
(13)......The - mark indicates that the instruction can be used.

## 4．2．2 Sequence instructions

（1）Contact instructions

| Classi－ fication | 苍 | Instruction Symbol | Symbol | Contents of Processing | Execu－ tion Con－ dition |  | $\begin{aligned} & \text { 甾 } \\ & \underline{\underline{E}} \end{aligned}$ | $\begin{aligned} & \text { 士 } \\ & \text {. } \\ & \stackrel{3}{3} \end{aligned}$ |  | 宦 | Page | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | 交 |  | A1N | A2N | A3N | A3H |
| Contact | － | LD |  | Logical operation start （NO contact operation start） |  | 1 |  |  |  |  | 5－2 to 5－4 | － | $\bigcirc$ | － | $\bigcirc$ |
|  |  | LDI |  | Logical NOT operation start （NC contact operation start） |  | 1 |  |  |  |  |  | － | － | － | － |
|  |  | AND |  | Logical product （NO contact series connection） |  | 1 |  |  |  |  |  | － | － | － | － |
|  |  | ANI | $-17$ | Logical product NOT <br> （NC contact series connection） |  | 1 |  |  |  |  |  | － | － | － | $\bigcirc$ |
|  |  | OR | $1$ | Logical add （NO contact parallel connection） |  | 1 |  |  |  |  |  | － | － | $\bigcirc$ | － |
|  |  | ORI |  | Logical add NOT （NC contact parallel connection） |  | 1 |  |  |  |  |  | － | － | － | － |

Table 4．3 Contact Instructions
（2）Connection instructions


Table 4．4 Connection Instructions
（3）Output instructions


Table 4．5 Output Instructions
（4）Shift instructions


Table 4．6 Shift Instructions
（5）Master control instructions


Table 4．7 Master Control Instructions
（6）Program branch instructions


Table 4．8 Program Branch Instructions
（7）Program switching instruction

| Classi－ fication | 菅 | Instruction Symbol | Symbol | Contents of Processing | Execu－ tion Con dition |  | 찯 | 荡 |  | $\stackrel{\text { \％}}{\text { ¢ }}$ | Page | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | 产 |  | AIN | A2N | A3N | A3H |
| Switching | － | CHG | $\mathrm{CHG}$ | Switches between the main and subprograms． |  | 1 |  |  |  |  | 5－41 to 5－48 | － | － | － | $\bullet$ |

Table 4．9 Program Switching Instruction
（8）FOR／NEXT instructions

| Classi－ fication | $\frac{!}{5}$ | Instruction Symbol | Symbol |  |  | Contents of Processing |  | $\left\lvert\, \begin{gathered} \text { Execu- } \\ \text { tion Con- } \\ \text { dition } \end{gathered}\right.$ |  | $\begin{array}{\|l} \text { 㐅⿸厂⿱二⿺卜丿口 } \\ \hline \end{array}$ | 苟 | 砏 | （1） | Page | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | \％ | AIN |  |  |  |  | A2N |  |  | A3N | A3H |
| Repeti－ <br> tion | － | FOR |  | FOR |  |  |  | Executes the program area be－ tween FOR and NEXT＂$n$＂ times． |  |  | 3 |  |  |  | － | 5－49 to 5－50 | － | － | － | － |
|  |  | NEXT |  |  |  |  | 1 |  |  |  |  |  | － | 5－49 to 5－50 | － | － | － | － |

Table 4.10 FOR／NEXT Instructions
（9）Refresh instructions

| Classi－ fication | $\frac{4}{5}$ | Instruction Symbol | Symbol |  |  | Contents of Processing | $\begin{array}{\|c} \text { Execu- } \\ \text { tion Con- } \\ \text { dition } \end{array}$ |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{\rightharpoonup}{3} \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ |  |  | Page | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | AIN |  |  |  |  |  |  |  | A2N | A3N | A3H |
| Link refresh | － | COM | $\square$ | COM | ，${ }^{\text {a }}$ |  | Executes link refresh，general data processing． | $\sqrt{L}$ | 3 |  |  |  |  | 5－51 to 5－52 | － | － | － | － |
| Link refresh |  | El |  | El | $\square 1$ | Enables link refresh．Valid when M9053 is on． |  | 1 |  |  |  |  | 53105.54 | － | － | － | － |
| enable， disable |  | DI |  | DI | $\rightarrow$ | Disables link refresh．Valid when M9053 is on． |  | 1 |  |  |  |  |  | － | － | － | － |
| Partial <br> refresh | － | SEG | SEC | （S） |  | Oniy executes refresh for the cor responding device during 1 scan． Valid when M9052 is on． |  | 7 |  |  |  |  | 5－55 to 5－56 | － | － | － | － |

Table 4．11 Refresh Instructions
（10）Termination instructions

| Classi－ fication | $\frac{5}{5}$ | Instruction Symbol | Symbol | Contents of Processing | $\begin{gathered} \text { Execu- } \\ \text { tion Con- } \\ \text { dition } \end{gathered}$ |  |  | $\left\lvert\, \begin{aligned} & \stackrel{\rightharpoonup}{⿹} \\ & 0 \\ & \vdots \\ & 0 \end{aligned}\right.$ | 管 | ｜r｜ | Page | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  | AIN | A2N | A3N | A3H |
| $\left\lvert\, \begin{gathered} \text { Program } \\ \text { end } \end{gathered}\right.$ | － | FEND | FEND | Always used at the end of the main routine program to termin－ ate processing． |  | 1 |  |  |  | － | 5－57 to 5－58 | － | － | － | － |
|  | － | END | － | Always used at the end of the sequence program to return to step 0. |  | 1 |  |  |  |  | 5－59 to 5－60 | － | － | － | － |

Table 4．12 Termination Instructions
（11）Other instructions


Table 4．13 Other Instructions

## REMARKS

[^1]
## 4．INSTRUCTIONS

## 4．2．3 Basic instructions

（1）Comparison instructions

|  |  |  |  |  |  |  |  |  | 䍗 | 䍖 |  |  | Applica | le CPU |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fication | 5 | Symbol | Symbol | Contents of Processin | tion con－${ }_{\text {dition }}$ | 2\％ | 랄 | 号 | 砏 | 京 | Page | A1N | A2N | A3N | A3H |
| $\left\|\begin{array}{c} 16 \text {-bit } \\ \text { data com- } \\ \text { parison } \end{array}\right\|$ | $\begin{aligned} & \stackrel{0}{3} \\ & \underline{0} \end{aligned}$ | LD $=$ | $4 \mathrm{LD}=\mathrm{SSO}^{(52)}$ | Continuity when（S1）$=(\mathrm{S} 2)$ <br> Non－continuity when（S1）$\neq(\mathbf{S} 2)$ | ］ | $\frac{5}{7}$ | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | AND $=$ |   <br> AND S1） （S2） |  | $]$ | $\frac{5}{7}$ | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | $\mathrm{OR}=$ | $O R=$ $S 1$ S2 |  | $\sqrt{ }$ | 5 | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | LD＜＞ | $\psi \underline{L D}\langle>$（S1）S2 | Continuity when（S1）$\neq(\mathbf{S} 2)$ <br> Non－continuity when（S1）$=(\mathrm{S} 2)$ | ］ | 5 | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | AND＜＞ | AND $\langle>$ S1 S2－ |  | ］ | $\begin{array}{\|l\|} \hline 5 \\ \hline 7 \\ \hline \end{array}$ | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | OR＜＞ |  |  | $\sqrt{\square}$ | 5 | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | LD＞ | HLD $\mathrm{LS}^{\text {S1 }}$（S2）－ | Continuity when $(\mathbf{S} 1)>(\mathbf{S} 2)$ <br> Non－continuity when（S1）§（S2） | $\sqrt{\square}$ | 5 | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | AND＞ | AND $>$ S1 S2－ |  | $\square$ | $\begin{array}{\|l\|} \hline 5 \\ \hline 7 \\ \hline \end{array}$ | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | OR＞ | OR $>$（S1） S2 |  | $\square$ | 5 | － | － |  | － | 6－4 to 6－5 | $\bullet$ | － | － | － |
|  |  | LD $<=$ | $H$ LD $<=$ S1（S2） | Continuity when（S1）$\leqq(\mathbf{S} 2)$ <br> Non－continuity when（S1）＞（S2） | $\square$ | 5 | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | AND $<=$ | $-\mathrm{AND}<=$（S1）S2 |  | ］ | 5 | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | $\mathrm{OR}<=$ | $4 \mathrm{OR}<=$（S1）S2 |  | $\square$ | $\frac{5}{7}$ | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | LD＜ | $\begin{array}{\|l\|l\|l\|} \hline< & \text { S1 } & \text { S2 } \\ \hline \end{array}$ | Continuity when（S1）＜（S2） Non－continuity when（S1）$\geqq(\mathbf{S} 2)$ | $\square$ | 5 | － | － |  | － | 6－4 10 6－5 | － | － | － | － |
|  |  | AND＜ | $\begin{array}{\|l\|l\|l\|} \hline< & (S 1) & \text { S2 } \\ \hline \end{array}$ |  |  | $\begin{array}{\|l\|} \hline 5 \\ \hline 7 \\ \hline \end{array}$ | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | $\mathrm{OR}<$ | $4 \square^{4}$（51） |  | $\square$ | 5 | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | LD＞$=$ |  | Continuity when $(S 1) \geqq(S 2)$ <br> Non－continuity when（S1）＜（S2） | ］ | $\frac{5}{7}$ | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | AND $>=$ | $>=$ S1） S2） |  |  | 5 | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | OR $>=$ | $>=$ S1 S2 |  | $\square$ | 5 | － | － |  | － | 6－4 to 6－5 | － | － | － | － |
|  |  | LDD $=$ |  | $\begin{gathered} \text { Continuity when }(\mathrm{S} 1+1, \mathrm{~S} 1) \\ =(\mathrm{S} 2+1, \mathrm{~S} 2) \\ \text { Non-continuity when }(\mathrm{S} 1+1, \mathrm{~S} 1) \\ \neq(\mathrm{S} 2+1, \mathrm{~S} 2) \end{gathered}$ | ］ | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | ANOD $=$ | ANDD $=51$ S2 |  | ］ | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | ORD $=$ |  |  | $\sqrt{\square}$ | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | LDD $<>$ | $H \angle L O D<>(51)$ | $\begin{gathered} \text { Continuity when }(S 1+1, S 1) \\ \neq(S 2+1, S 2) \\ \text { Non-continuity when }(S 1+1, S 1) \\ =(S 2+1, S 2) \end{gathered}$ | ］ | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | ANDD $<>$ | $-\mathrm{ANDD}\langle>$ S1 S2 |  | $\square$ | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | ORD＜＞ | －ORD $\langle>$（S1）（\＄2 |  | $\sqrt{ }$ | 11 | － |  |  | － | 6．6 to 6－7 | － | － | － | － |

Table 4．14 Comparison Operation Instructions（Continue）

| Classi－ fication | $\stackrel{\text { 坒 }}{ }$ | Instruction Symbol | Symbol |  | Execu－ |  |  |  | 罵 |  | Page | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Contents of Processing | tion Con－ dition | 2\％ | 든 | $\stackrel{\rightharpoonup}{\square}$ | 気 | 宮 |  | A1N | A2N | A3N | A3H |
| $\begin{array}{\|c} \begin{array}{c} 32-\text { bit } \\ \text { data } \\ \text { com- } \\ \text { parison } \end{array} \end{array}$ | $\stackrel{n}{8}$ | LDD＞ | \＄$L D D>$（S1）S2 | $\begin{array}{\|c\|} \text { Continuity when }(S 1+1, S 1) \\ >(S 2+1, S 2) \\ \text { Non-continuity when }(S 1+1, S 1) \\ \leq(S 2+1, S 2) \end{array}$ | $\square$ | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | ANDD＞ | ANDD S S1 S2 $^{\text {S }}$ |  | $]$ | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | ORD＞ | ORD $>$（S1）（S2） |  | $\square$ | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | LOD $<=$ | $4 \mathrm{LDD}<=(51)(S 2)$ | $\begin{gathered} \text { Continuity when }(\mathrm{S} 1+1, \mathrm{~S} 1) \\ \leq(\mathrm{S} 2+1, \mathrm{~S} 2) \\ \text { Non-continuity when }(\mathrm{S} 1+1, \mathrm{~S} 1) \\ >(\mathrm{S} 2+1, \mathrm{~S} 2) \end{gathered}$ | ］ | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | ANDD $<=$ |  |  | $\square$ | 11 | － |  |  | － | 6－6 to 6.7 | － | － | － | － |
|  |  | ORD $<=$ | HORD $\angle=$ S1（S2） |  | L | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | LDD $<$ | $\mathrm{H} D<\mathrm{D}<\mathrm{S1})(S 2$ | $\begin{gathered} \text { Continuity when }(\mathrm{S} 1+1, \mathrm{~S} 1) \\ <(\mathrm{S} 2+1, \mathrm{~S} 2) \\ \text { Non-continuit when }(\mathrm{S} 1+1, \mathrm{~S} 1\} \\ \geqq(\mathrm{S} 2+1, \mathrm{~S} 2) \end{gathered}$ | ］ | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | ANDD $<$ | $\mathrm{D}<$ （S1） （S2） |  |  | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | ORD＜ | $0<1$ S1） S2 |  | $\square$ | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | LOD＞$=$ | $H-0>=S 1$ | $\begin{gathered} \text { Continuity when }(\mathbf{S} 1+1, \mathrm{~S} 1) \\ \geq(\mathrm{S} 2+1, \mathrm{~S} 2) \\ \text { Non-continuity when }(\mathrm{S} 1+1, \mathrm{~S} 1) \\ <(S 2+1, \mathrm{~S} 2) \end{gathered}$ | $\square$ | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | ANDD $>=$ | $D>=$ S1 S2 |  | $\square$ | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |
|  |  | ORD $>=$ |  |  | $\square$ | 11 | － |  |  | － | 6－6 to 6－7 | － | － | － | － |

Table 4．14 Comparison Operation Instructions
（2）Arithmetic operation instructions

| Classi－ fication | $\stackrel{y}{5}$ | Instruction Symbol | Symbol | Contents of Processing | $\left.\begin{array}{\|c\|} \text { Execu- } \\ \text { tion Con- } \\ \text { dition } \end{array} \right\rvert\,$ |  | 旁 |  | （1） |  | Page | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | AIN | A2N | A3N | A3H |
| $\begin{array}{\|c\|} \text { BIN } \\ \text { 16-bit } \\ \text { addition/ } \\ \text { subtrac- } \\ \text { tion } \end{array}$ | $\begin{aligned} & \stackrel{0}{0} \\ & \stackrel{0}{0} \end{aligned}$ | $+$ | $\begin{array}{\|l\|l\|l\|} \hline+ & (S) & \text { (D) } \\ \hline \end{array}$ | $(\mathrm{D})+(\mathrm{S}) \rightarrow(\mathrm{D})$ | $\sqrt{ }$ | 5 | － | － |  | － |  | 6－10 to 6－12 | － | － | － | － |
|  |  | ＋P | $+P$ （S） （D） |  | 5 | 5 | － | － |  | － | 6－10 to 6－12 | － | － | － | － |
|  |  | ＋ |  | $(\mathrm{S} 1)+(\mathrm{S} 2) \rightarrow(\mathrm{O})$ | $\square$ | 7 | － | － |  | － | 6－10 to 6－12 | － | － | － | － |
|  |  | ＋P | +P S1 S2 （D） |  | 5 | 7 | － | － |  | － | 6－10 to 6－12 | － | － | － | － |
|  |  | － | $\begin{array}{\|l\|l\|l\|} \hline- & \text { (S) } & \text { (D) } \\ \hline \end{array}$ | $(\mathrm{D})-(\mathrm{S}) \rightarrow$（D） | $\square$ | 5 | － | － |  | － | 6－10 to 6－12 | － | － | － | － |
|  |  | －P | $\begin{array}{\|l\|l\|l\|} \hline-P & \text { (S) } & \text { (D) } \\ \hline \end{array}$ |  | 5 | 5 | － | － |  | － | 6－10 to 6－12 | － | － | － | － |
|  |  | － | $-\begin{array}{l\|l\|l\|l\|} \hline- & (S 1) & (S 2) & (D) \\ \hline \end{array}$ | $(\mathrm{S} 1)-(\mathrm{S} 2) \rightarrow$（D） | $\square$ | 7 | － | － |  | － | 6－10 to 6－12 | － | － | $\bullet$ | － |
|  |  | －P |  |  | I | 7 | － | － |  | － | 6－10 to 6－12 | － | － | － | － |
| BIN 16－bit addition／ subtrac－ tion |  | D＋ | $D+$ （S） （D） | $\begin{gathered} (D+1, D)+(S+1, S) \\ \rightarrow(D+1, D) \end{gathered}$ | $\sqrt{\square}$ | 9 | － | － |  | － | 6－13 to 6－15 | － | － | － | － |
|  |  | D＋P | $\begin{array}{\|l\|l\|l\|} \hline D+P & (S) & (D) \\ \hline \end{array}$ |  | 5 | 9 | － | － |  | － | 6－13 to 6－15 | － | － | － | － |
|  |  | D＋ | $-\mathrm{D}+\mathrm{S} 1)(\mathrm{S2})(\mathrm{D})$ | $\begin{gathered} (S 1+1, S 1)+(S 2+1, S 2) \\ \rightarrow(D+1, D) \end{gathered}$ | $\square$ | 11 | － | － |  | － | 6－13 to 6－15 | － | － | － | － |
|  |  | D＋P | $-\mathrm{D}+\mathrm{P}$（S1）（S2）（D） |  | 5 | 11 | － | － |  | － | 6－13 to 6－15 | － | － | － | － |

Table 4．15 Arithmetic Operation Instructions（Continue）

|  |  |  |  |  | Execu－ | \＆${ }_{\text {¢ }}$ | $\times$ | 岛 | 帯 | 咢 |  |  | Applic | le CP |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fication | 5 | Symbol | Symbol | Contents of Processing | tion Con－ dition | 長荌 | $\stackrel{\text { c }}{\text {－}}$ | 鿖 | 를 | 郭 | Page | AIN | A2N | A3N | A3H |
| $\left\|\begin{array}{c} \text { BIN } \\ 32 \text {-bit } \\ \text { addition/ } \\ \text { subtrac- } \\ \text { tion } \end{array}\right\|$ | $\begin{aligned} & n \\ & \vdots \\ & \text { N } \end{aligned}$ | D－ |  | $\begin{gathered} (D+1, D)-(S+1, S) \\ \rightarrow(D+1, D) \end{gathered}$ | $\square$ | 9 | － | － |  | － | 6－13 to 6－15 | － | － | － | － |
|  |  | D－P | $D-P$ （S） （D） |  | 5 | 9 | － | － |  | － | 6－13 to 6－15 | － | － | － | － |
|  |  | D－ | $\begin{array}{\|l\|l\|l\|} \hline \mathrm{D}-\mathrm{S}) & (\mathrm{S} 2) & (\mathrm{D}) \\ \hline \end{array}$ | $\begin{gathered} (S 1+1, S 1)-(S 2+1, S 2) \\ \rightarrow(D+1, D) \end{gathered}$ | $\square$ | 11 | － | － |  | － | 6－13 to 6－15 | － | － | － | － |
|  |  | D－P | $-\mathrm{D}-\mathrm{P}$（S1）（S2）（D）${ }^{\text {d }}$ |  | 5 | 11 | － | － |  | － | 6－13 to 6－15 | － | － | － | － |
|  | $\begin{aligned} & \underline{n} \\ & \frac{n}{2} \\ & \varrho 0 \end{aligned}$ | ＊ | $\begin{array}{\|l\|l\|l\|l\|} \hline * & (\mathrm{Si} & \mathrm{S} 2 & (\mathrm{D}) \\ \hline \end{array}$ | $(\mathrm{S} 1) \times(\mathrm{S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\square$ | 7 | － | － |  | － | 6－16 to 6－18 | － | － | － | － |
|  |  | ＊P | $-* \mathrm{P} \text { (S1) (S2) (D) }$ |  | 5 | 7 | － | － |  | － | 6－16 to 6－18 | － | － | － | － |
|  |  | ／ | $\begin{array}{\|l\|l\|l\|l\|} \hline \prime & S 1 & S 2 & D \\ \hline \end{array}$ | （S1）$\div(\mathrm{S} 2) \rightarrow$ Quotient（D），Re－ mainder $(D+1)$ | $\sqrt{\square}$ | 7 | － | － |  | － | 6－19 10 6－21 | － | － | － | － |
|  |  | ／P | $/ \mathrm{S} 1$ S2） （D） |  | 5 | 7 | － | － |  | － | 6－19 to 6－21 | － | － | － | － |
| $\left\|\begin{array}{c\|} \text { BIN } \\ 32 \text {-bit } \\ \text { addition/ } \\ \text { subtrac- } \\ \text { tion } \end{array}\right\|$ | $\begin{aligned} & \stackrel{y}{\circ} \\ & \underset{M}{\sim} \end{aligned}$ | D＊ | $-\mathrm{D} *(\mathrm{~S} 1)(\mathrm{S} 2)(\mathrm{D})$ | $\begin{aligned} & (S 1+1, S 1) \times(S 2+1, S 2) \\ & \rightarrow(D+3, D+2, D+1, D) \end{aligned}$ | $\square$ | 11 | － | － |  | － | 6－1610 6－18 | － | － | － | $\bullet$ |
|  |  | D＊P |  |  | 5 | 11 | － | － |  | － | 6－16 to 6－18 | － | － | － | － |
|  |  | $\mathrm{D} /$ | $\begin{array}{\|l\|l\|l\|l\|} \hline D /(S 1) & (S 2) & (D) \\ \hline \end{array}$ | $\begin{gathered} (S 1+1, S 1) \div(S 2+1, S 2) \rightarrow \\ \text { Quotient }(D+1, D), \text { Remainder } \\ (D+3, D+2) \end{gathered}$ | $\square$ | 9 | － | － |  | － | 6－19 to 6－21 | － | － | － | － |
|  |  | D／P | $-\mathrm{D} / \mathrm{P} / \mathrm{S} 1 \mathrm{~S}^{\text {S }}$（D）-6 |  | 5 | 9 | － | － |  | － | 6－19 to 6－21 | － | － | － | － |
| BCD <br> 4－digit addition， subtrac－ tion | $\begin{aligned} & \stackrel{n}{6} \\ & \stackrel{\rightharpoonup}{6} \\ & \dot{j} \\ & \stackrel{\rightharpoonup}{\infty} \end{aligned}$ | B＋ | $\mathrm{B}+$ （S） （D） | （D）$+(\mathrm{S}) \rightarrow$（D） | $\square$ | 7 | － |  |  | － | 6－22 to 6－24 | － | － | － | － |
|  |  | B＋P | $\begin{array}{\|l\|l\|l\|} \hline \mathrm{B}+\mathrm{P} & \text { (S) } & \text { (D) } \\ \hline \end{array}$ |  | 5 | 7 | － |  |  | － | 6－22 10 6－24 | － | $\bullet$ | － | － |
|  |  | B＋ | $\mathrm{B}+(51 \text { (S2 © }$ | $\left.(\mathrm{S} 1)^{(S)} \mathbf{S} 2\right) \rightarrow(\mathrm{D})$ | $\square$ | 9 | － |  |  | － | 6－22 to 6－24 | － | － | － | － |
|  |  | B＋P |  |  | 4 | 9 | － |  |  | － | 6－22 to 6－24 | － | － | － | － |
|  |  | B－ | $-\begin{array}{\|l\|l\|l\|} \hline \mathrm{B}- & \text { (S) } & \text { (D) } \\ \hline \end{array}$ | $(\mathrm{D})-(\mathrm{S}) \rightarrow(\mathrm{D})$ | $\square$ | 7 | － |  |  | － | 6－22 to 6－24 | － | － | － | － |
|  |  | B－P | $B-P$ （S） （D） |  | 5 | 7 | － |  |  | － | 6－22 to 6－24 | － | － | － | － |
|  |  | B－ | $\begin{array}{\|l\|l\|l\|l\|} \hline B- & (S 1) & (S 2) \\ \hline \end{array}$ | $(\mathrm{S} 1)-(\mathrm{S} 2) \rightarrow$（D） | $\square$ | 9 | － |  |  | － | 6－22 to 6－24 | － | － | － | － |
|  |  | B－P | $B-P$ S1 S2） <br> （D）   <br> 1   |  | $\pm$ | 9 | － |  |  | － | 6－22 to 6－24 | － | － | － | － |
| $\left\|\begin{array}{c} \text { BCD } \\ 8 \text {-digit } \\ \text { addition. } \\ \text { subtrac- } \\ \text { tion } \end{array}\right\|$ |  | D8＋ | $\mathrm{DB}+$ $(\mathrm{S})$ （D） | $\begin{gathered} (D+1, D)+(S+1, S) \\ \rightarrow(D+1, D) \end{gathered}$ | $\square$ | 9 | － |  |  | － | 6－25 to 6－27 | － | － | － | － |
|  |  | DB＋P | $\begin{array}{\|l\|l\|l\|} \hline D B+P & \text { (S) } & \text { (D) } \\ \hline \end{array}$ |  | 5 | 9 | － |  |  | － | 6－25 to 6－27 | － | － | － | － |
|  |  | DB＋ | $\begin{array}{\|l\|l\|l\|l\|} \hline D B+ & (S 1) & (D 2) \\ \hline \end{array}$ | $\begin{gathered} (S 1+1, S 1)+(S 2+1, S 2) \\ \rightarrow(D+1, D) \end{gathered}$ | $\square$ | 11 | － |  |  | － | 6－25 to 6－27 | － | － | － | － |
|  |  | $\mathrm{OB}+\mathrm{P}$ | $-\mathrm{DB+P}$（S1）S2（D） |  | 5 | 11 | － |  |  | － | 6－25 to 6－27 | － | － | － | $\bullet$ |

Table 4．15 Arithmetic Operation Instructions（Continue）

## 4．INSTRUCTIONS



Table 4．15 Arithmetic Operation Instructions
（3）BCD $\longleftrightarrow$ BIN conversion instructions

|  | $\stackrel{\square}{5}$ | Instruction | Symbol |  |  | Contents of Processing | Execu－ tion Con dition |  | $\begin{aligned} & \text { 曾 } \\ & \underline{E} \end{aligned}$ | 莐 | 咢 |  | Page | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | AIN |  |  |  |  |  |  |  | A2N | A3N | A3H |
| BCD conver－ sion |  | BCD | $-\sqrt{B C D}$ |  | （D） 1 |  |  | $\square$ | 5 | － | － |  | － | 6－39 to 6－41 | － | － | － | － |
|  |  | BCDP | $B C D P$ | （S） | （D） | 5 |  | 5 | － | － |  | － | 6－39 to 6－4］ | － | － | $\bullet$ | － |

Table 4．16 BCD $\longleftrightarrow$ BIN Conversion Instructions（Continue）


Table 4．16 BCD $\longleftrightarrow$ BIN Conversion Instructions
（4）Data transfer instructions

|  |  |  | Symbol |  | Contents of Processing | $\begin{gathered} \text { Execu- } \\ \text { tion Con- } \\ \text { dition } \end{gathered}$ |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ | 荡号 | 磁 |  | Page | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fication | 5 | Symbol |  |  | 亳 |  |  |  |  |  | AIN |  | A2N | A3N | A3H |
| Transfer | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | MOV | MOV | （S）（D）${ }^{\text {（ }}$ |  | $(\mathrm{S}) \rightarrow$（D） | $\square$ | 5 | － | － |  | － | 6－46 to 6－47 | － | － | － | － |
|  |  | MOVP | MOVP | （S）（D） |  |  | 5 | － | － |  | － | 6－46 to 6－47 | － | － | － | － |
|  | $\begin{aligned} & \stackrel{y}{\hat{A}} \\ & \stackrel{\sim}{2} \end{aligned}$ | DMOV | DMOV | （S）（D）${ }_{\text {（ }}$ | $(S+1, S) \rightarrow(D+1, D)$ | $\sqrt{ }$ | 7 | － | － |  | － | 6－46 to 6－47 | － | － | － | － |
|  |  | DMOVP | DMOVP | （S）（D）${ }^{\text {d }}$ |  |  | 7 | － | － |  | － | 6－46 to 6－47 | － | － | － | － |
| Negation <br> transfer |  | CML | CML | （S）（D） （ $^{\text {c }}$ | $\overline{(S)} \rightarrow$（D） | $\square$ | 5 | － | － |  | － | 6－48 to 6－50 | － | － | － | $\bullet$ |
|  |  | CMLP | CMLP | （S）（D）${ }^{\text {（ }}$ |  |  | 5 | － | － |  | － | 6－48 to 6－50 | － | － | － | － |
|  | $\begin{aligned} & 0 \\ & \stackrel{0}{e} \\ & \text { en } \end{aligned}$ | DCML | DCML | （S）（D）${ }^{\text {（ }}$ | $\overline{(S+1, S)} \rightarrow(\mathrm{D}+1, \mathrm{D})$ | ］ | 7 | － | － |  | － | 6－48 to 6－50 | － | － | － | － |
|  |  | DCMLP | DCMLP | （S）（D） －$^{\text {d }}$ |  |  | 7 | － | － |  | － | 6－48 to 6－50 | － | － | － | － |
| Block <br> transfer |  | BMOV | BMOV | （S）（D） $\mathrm{n}^{\text {（ }}$（ 4 |  | $\square$ | 9 | － |  |  | － | 6－51 to 6－53 | － | － | － | － |
|  |  | BMOVP | BMOVP | （S）（D） $\mathrm{n}^{\text {d }} 4$ |  | 3 | 9 | － |  |  | － | 6－51 to 6－53 | － | － | － | － |
|  |  | FMOV | FMOV | （S）（D）$n$－${ }^{\text {d }}$ |  | $\square$ | 9 | － |  |  | － | 6－51 to 6－53 | － | － | － | － |
|  |  | FMOVP | FMOVP | （S）（D） 0 － 4 |  | 4 | 9 | － |  |  | － | 6－51 to 6－53 | － | － | － | － |
| Exchange | $\begin{aligned} & \stackrel{n}{0} \\ & \stackrel{0}{\circ} \end{aligned}$ | XCH | $\begin{array}{l\|l} \hline \mathrm{XCH} & 0 \\ \hline \end{array}$ | (01) (D2) | $(\mathrm{D} 1) \longrightarrow(\mathrm{D} 2)$ | $\square$ | 5 | － | － |  | － | 6－54 to 6－55 | － | － | － | － |
|  |  | ХСнР | $\begin{array}{\|} X C H P \\ \hline \end{array}$ | （D1）（02）${ }^{1}$ |  |  | 5 | － | － |  | － | 6－54 to 6－55 | － | － | － | － |
|  | $\begin{aligned} & \frac{n}{2} \\ & \text { ल̈ } \end{aligned}$ | DXCH | $-\mathrm{DXCH}$ | $\begin{array}{\|l\|l\|} \hline(\mathrm{D} 1) & (\mathrm{D} 2) \\ \hline \end{array}$ | $(\mathrm{D} 1+1, \mathrm{O} 1) \longrightarrow(\mathrm{O} 2+1.02)$ | $\square$ | 7 | － | － |  | － | 6－54 to 6－55 | － | $\bullet$ | － | － |
|  |  | DXCHP | DXCHP | （D1）（D2）-1 |  | 5 | 7 | － | － |  | － | 6－54 to 6－55 | － | － | － | $\bullet$ |

Table 4．17 Data Transfer Instructions

### 4.2.4 Application instructions

(1) Logical operation instructions

|  |  |  | Symbol |  | Contents of Processing | Execution Condition |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ | $\left\|\begin{array}{c} \stackrel{\rightharpoonup}{0} \\ \stackrel{0}{0} \\ \stackrel{\rightharpoonup}{\omega} \end{array}\right\|$ |  |  | Page | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fication | 5 | Symbol |  |  | AIN |  |  |  |  |  |  |  | A2N | A3N | ${ }^{\text {a } 3 \mathrm{H}}$ |
| Logical <br> product | $\begin{aligned} & \mathscr{0} \\ & \underline{0} \end{aligned}$ | WAND | WAND | (S) (D) 1 |  | (D) AND (S) $\rightarrow$ (D) | $\sqrt{\square}$ | 5 | - | - |  | - | 7-3 to 7-6 | - | - | - | - |
|  |  | WANDP | WANDP | (S) (D) ${ }^{\text {( }}$ | 5 |  | 5 | - | - |  | - | 7-3 to 7.6 | - | - | © | - |
|  |  | WAND | Wand S1 | 1) (S2) (D) |  | $\square$ | 7 | - |  |  | - | 7-3 to 7-6 | - | - | - | - |
|  |  | WANDP | WANDP ST | (1) (S2) (D) 6 |  | 5 | 7 | - |  |  | - | 7-3 to 7-6 | - | - | - | - |
|  | $\begin{aligned} & \text { No } \\ & \text { N్ల } \end{aligned}$ | DAND | DAND | (S) (D) | $\begin{gathered} (D+1, D) \text { AND }(S+1, S) \\ \rightarrow(D+1, D) \end{gathered}$ | $\square$ | 9 | - |  |  | - | 7-3 to 7-6 | - | - | © | - |
|  |  | DANDP | DANDP | (S) (D) 1 |  | 5 | 9 | - |  |  | - | 7-3 to 7-6 | - | - | 0 | - |
| Logical <br> surn | $\begin{aligned} & \stackrel{n}{3} \\ & \underline{0} \end{aligned}$ | WOR | WOR | (S) (D) | (D) OR (S) $\rightarrow$ (D) | $\sqrt{ }$ | 5 | - | - |  | - | 7-7 to 7.10 | - | - | 0 | - |
|  |  | WORP | WORP | (S) (D) ${ }^{\text {d }}$ |  | 5 | 5 | - | - |  | - | 7-7 to - -10 | - | - | © | - |
|  |  | WOR | $- \text { WOR S1 }$ | (S2)(D) | $(\mathrm{S} 1) \mathrm{OR}(\mathrm{S} 2) \rightarrow(\mathrm{D})$ | $\square$ | 7 | - |  |  | - | 7-7 to 7-10 | - | - | 0 | - |
|  |  | WORP | WORP S1 | (S2)(0)-1 |  |  | 7 | - |  |  | - | 7-7 to $7-10$ | - | - | 0 | - |
|  | $\begin{aligned} & \check{0} \\ & \stackrel{0}{0} \\ & \mathbb{N} \end{aligned}$ | DOR | DOR | (S) (D) | $\begin{aligned} (D+1 & , D) O R(S+1, S) \\ & \rightarrow(D+1, D) \end{aligned}$ | $\sqrt{\square}$ | 9 | - |  |  | - | 7-7 to 7-10 | - | - | 0 | - |
|  |  | DORP | DORP | (S) (D) 1 |  | 5 | 9 | - |  |  | - | 7-7 to 7-10 | - | - | 0 | - |
| Exclusive <br> logical <br> sum | $\begin{aligned} & \mathscr{0} \\ & 0 \\ & 0 \end{aligned}$ | WXOR | WXOR | (S) (D) | (D) $\times O R(S) \rightarrow$ (D) | $\square$ | 5 | - | - |  | - | 7.11 to 7.14 | - | - | © | - |
|  |  | WXORP | WXORP | (S) (D) ${ }_{\text {( }}$ |  | 5 | 5 | - | - |  | $\bullet$ | 7-11 to 7-14 | - | - | © | - |
|  |  | WXOR | $-W \times O R \text { S1 }$ | (S2) (D) | $(\mathrm{S} 1) \mathrm{XOR}(\mathrm{S} 2) \rightarrow(\mathrm{D})$ | $\square$ | 7 | - |  |  | - | 7-11 to 7-14 | - | - | (1) | - |
|  |  | WXORP | $-\mathrm{wxORP} \text { S1 }$ | 1) (S2) (D) -1 |  | 5 | 7 | - |  |  | - | 7-11 to 7-14 | - | - | © | - |
|  |  | DXOR | $- \text { DXOR }$ | $\begin{array}{l\|l\|} \hline \text { (S) } & \text { (D) } \\ \hline \end{array}$ | $\begin{gathered} (D+1, D) \operatorname{XOR}(S+1, S) \\ \quad \rightarrow(D+1, D) \end{gathered}$ | $\sqrt{ }$ | 9 | - |  |  | - | 7-11 to 7-14 | - | - | (1) | - |
|  |  | DXORP | $- \text { DXORP }$ | (S) (D) ${ }^{\text {d }}$ |  | 5 | 9 | - |  |  | - | 7-11 to 7-14 | - | - | © | - |
| NOT exclusive logical sum | $\begin{aligned} & \mathscr{0} \\ & 0 \\ & 0 \end{aligned}$ | WXNR | WXNR | (S) (D) | $\overline{\text { (D) } X O R(S)} \rightarrow$ (D) | $]$ | 5 | - | - |  | - | 7-15 to 7-18 | - | - | (1) | - |
|  |  | WXNRP | WXNRP | (S) (D) ${ }^{\text {d }}$ - |  | 5 | 5 | - | - |  | - | 7-15 to 7-18 | - | - | © | - |
|  |  | WXNR | $\begin{array}{\|c\|c\|} \hline \text { WXNR } & \text { S1 } \\ \hline \end{array}$ | D)(S2)(D) | $\overline{(S 1) \times O R(S 2)} \rightarrow$ (D) | $\square$ | 7 | - |  |  | - | 7-15 to 7-18 | - | - | © | - |
|  |  | WXNRP | $- \text { WXNRP }$ | 1) (S2) (D) |  | 5 | 7 | - |  |  | - | 7-15 to 7-18 | - | - | (1) | - |
|  | $\begin{aligned} & \stackrel{y}{C} \\ & \stackrel{n}{m} \end{aligned}$ | DXNR | DXNR | (S) (D) ${ }_{\text {( }}$ | $\begin{gathered} \overline{(D+1 . D)} \operatorname{XOR}(S+1, S) \\ \rightarrow(D+1, D) \end{gathered}$ | $\sqrt{\square}$ | 9 | - |  |  | - | 7-15 to 7-18 | - | - | © | - |
|  |  | DXNRP | DXNRP | (S) (D) ${ }_{\text {( }}$ ( |  | 5 | 9 | - |  |  | - | 7-15 to 7-18 | - | - | 0 | - |
| $\left\|\begin{array}{c} 2^{\prime \prime} \mathrm{s} \\ \text { comple-- } \\ \text { ment } \end{array}\right\|$ |  | NEG | NEG | (D) -1 | $\overline{\text { (D) }}+1 \rightarrow$ (D) | $\sqrt{\square}$ | 3 | - |  |  | - | 7-19 to 7-20 | - | - | © | - |
|  |  | NEGP | NEGP | (S) (D) 1 |  | $\square$ | 3 | - |  |  | - | 7.19 to 7.20 | - | - | 0 | - |

Table 4.18 Logical Operation Instructions
(2) Rotation instructions


Table 4.19 Rotation Instructions
(3) Shift instructions


Table 4.20 Shift Instructions

## 4. INSTRUCTIONS

(4) Data processing instructions


Table 4.21 Data Processing Instructions
（5）FIFO instructions


Table 4．22 FIFO Instructions
（6）Buffer memory Access instructions

| Classi－ fication | $\stackrel{\#}{5}$ | Instruction Symbol | Symbol | Contents of Processing | Execu－ tion Con－ dition |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ | 茄 | － | $\begin{array}{\|l\|} \hline \text { 罦 } \\ \text { od } \\ \text { in } \end{array}$ | Page | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  | AIN | A2N | A3N | A3H |
| Data <br> read | $\begin{aligned} & \text { D} \\ & \frac{0}{3} \\ & - \end{aligned}$ | FROM | $\begin{array}{\|l\|l\|l\|l\|l\|} \hline \text { FROM } & \mathrm{n} 1 & \mathrm{n} 2 & \text { (D) } & \mathrm{n} 3 \\ \hline \end{array}$ | Reads data from the special function module． | $\square$ | 9 | － |  |  | － | 7－59 to 7－60 | － | － | － | － |
|  |  | FROMP | FROMP n 1 n 2 （D） n 3 |  | 5 | 9 | － |  |  | － | 7－59 to 7－60 | － | － | － | － |
|  |  | DFRO |  |  | $]$ | 9 | $\bullet$ |  |  | － | 7－59 to 7－60 | － | － | － | － |
|  |  | DFROP | OFROP n 1 n 2 （D） n 3 |  | 5 | 9 | $\bullet$ |  |  | － | 7－59 to 7－60 | $\bullet$ | － | $\bullet$ | － |
| Data write | $\begin{aligned} & \text { 믕 } \\ & 3 \\ & \hline \end{aligned}$ | T0 | $\begin{array}{l\|l\|l\|l\|l\|} \hline \text { TO } & \mathrm{n} 1 & \mathrm{n} 2 & \text { (S) } & \mathrm{n} 3 \\ \hline \end{array}$ | Writes data to the special function module． | $\square$ | 9 | － |  |  | － | 7－61 to 7.62 | － | － | － | － |
|  |  | TOP | $\begin{array}{\|l\|l\|l\|l\|l\|} \hline \text { TOP } & \mathrm{n} & \mathrm{n} 2 & (S) & \mathrm{n} 3 \\ \hline \end{array}$ |  | 5 | 9 | － |  |  | － | 7－61 to 7－62 | － | － | － | $\bullet$ |
|  | $\begin{aligned} & \text { n } \\ & 0 \\ & \vdots \\ & 3 \\ & \sim \end{aligned}$ | ото | $\begin{array}{\|l\|l\|l\|l\|l\|} \hline \text { DTO } & \mathrm{n} & \mathrm{n} 2 & (\mathrm{~S}) & \mathrm{n} 3 \\ \hline \end{array}$ |  | $\sqrt{\square}$ | 11 | － |  |  | － | 7－61 to 7.62 | － | － | － | － |
|  |  | DTOP | DTOP n 1 n 2 （D） n 3 |  | 5 | 11 | － |  |  | － | 7－61 to 7.62 | － | － | － | － |

Table 4．23 Buffer Memory Access Instructions
（7）Local，remote I／O station access instructions

| Classi－ fication | $\frac{\square}{5}$ | Instruction Symbol | Symbol | Contents of Processing | Execu－ tion Con dition |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ | 菏 | － | 䍐 | Page | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  | AIN | A2N | A3N | ${ }^{\text {A }} 3 \mathrm{H}$ |
| Local station data read， write | $\begin{aligned} & \text { 밍 } \\ & 3 \\ & \hline \end{aligned}$ | LRDP |  | Reads data from the local station． | 5 | 11 | － |  |  | － | 7－64 to 7－67 | $\bullet$ | － | － | － |
|  |  | LWTP | $L W T P$ n 1 （D） （S） n 2 | Writes data to the local station． | 5 | 11 | － |  |  | － | 7－64 to 7－67 | － | － | － | － |
| Remote IO station data read， write |  | RFRP | RFRP n 1 n 2 （D） n 3 | Reads data from the special function module in the remote I／O station． | 5 | 11 | － |  |  | － | 7－68 to $7-70$ | － | － | $\bullet$ | － |
|  |  | RTOP | RTOP n1 n2 （D） n3 | Writes data to the special func－ tion module in the remote $1 / 0$ station． | 5 | 11 | － |  |  | $\bullet$ | 7.68 to 7.70 | － | － | － | $\bullet$ |

Table 4．24 Local，Remote I／O Station Access Instructions
（8）Display instructions


Table 4．25 Display Instructions
（9）Other instructions

| Classi－ fication |  | $\frac{5}{5}$ | Instruction Symbol | Symbol |  |  |  |  | Contents of Processing | Execu－ tion Con－ dition |  | $\begin{aligned} & \text { 㐅 } \\ & \frac{\square}{E} \end{aligned}$ | 芯 | 邑 | 思 | Page | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 3 |  |  |  |  |  |  | 은 |  |  |  |  | A1N | A2N |  | A3N | A3H |
| WDT <br> reset |  |  | － | WDT | WDT |  |  |  |  | WDT is reset in sequence program | $\sqrt{\square}$ | 1 |  |  |  |  | 7.87 to 7－88 | － | － | － | $\bigcirc$ |
|  |  | － | WDTP | WDTP |  |  |  |  |  |  |  | 1 |  |  |  |  | 7.87 to 7－88 | － | － | － | $\bigcirc$ |
|  | set | － | SLT |  |  |  |  |  | At the condition set by parameter setting，data are stored into memory for status latch． | 5 | 1 |  |  |  |  | 7－89 to 7－90 | － | － | － | － |
|  | reset |  | SLTR |  |  | SLTR |  | $\bigcirc$ | Status latch is reset and SLT $\square$ instruction is enabled |  | 1 |  |  |  |  | 7－89 to 7－90 | － | － | － | $\bigcirc$ |
| $\left\lvert\, \begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}\right.$ | set |  | STRA |  |  | STR |  | $5$ | At the condition set by parameter setting，sampling data are stored into memory for status latch． | $\square$ | 1 |  |  |  |  | 7－91 to 7－92 | － | － | $\bigcirc$ | $\bigcirc$ |
| $\left.\begin{array}{\|l} \overline{\hat{C}} \\ \bar{C}_{0} \end{array} \right\rvert\,$ | reset |  | STRAR |  |  | STR |  | $\bigcirc$ | Sampling trace is resumed． $\square$ STRA instruction is enabled．） |  | 1 |  |  |  |  | 7－91 to 7－92 | － | － | － | $\bigcirc$ |
|  | set |  | STC |  |  | STC |  |  | Carry flag contact（M9012）is turned on． | 5 | 1 |  |  |  |  | 7.93 to 7.94 | － | $\bigcirc$ | － | $\bigcirc$ |
| 0 | reset | － | CLC |  |  | CLC |  | F | Carry flag contact（M9012）is turned off． | 5 | 1 |  |  |  |  | 7－93 to 7.94 | － | － | － | $\bigcirc$ |
|  | ning <br> ock | $\stackrel{\square}{\square}$ | DUTY |  | DUTY | $n 1$ | n2 |  | Timing clock shown below is generated． <br>  | 5 | 7 |  |  |  | － | 7－95 to 7.96 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

Table 4．26 Other Instructions

### 4.3 Instruction Structure

1) Many instructions may be divided into an instruction part and a device as follows:
$\{$ Instruction part $\cdots \cdots \cdot$ Indicates the function.
\{ Device $\cdots \cdots \cdot$ Indicates the data for use with that instruction.
2) The instruction structure may be largely classified as follows with the instruction part and device(s) combined:
a) Instruction part $\cdots \cdots$ Retains the device status and mainly controls the program.
Example: END, FEND
b) Instruction part + Device...... Switches the device on/off, controls the execution condition
 in accordance with the device status, branches the program, etc.
c) Instruction part + Source device

+ Destination device $\cdots \cdots$ Operation is performed
Example:
 using the destination data and source data, and the operation result is stored to the destination.
d) Instruction part + Source 1 device
+ Source 2 device + Destination device
...... Operation is performed
Example:
 using the source 1 data and source 2 data, and the operation result is stored to the destination.
e) Others $\cdots \cdots$ Combination of a) to d).
(1) Source (S)

1) Source data is used for operation.
2) Source data depends on the device specified as follows: - Constant $\cdots \cdots$.... Specify the numeric value used for the operation. This value is set while the program is being written and cannot be changed during run of the program.

- Bit device, word device ......Specify the device which stores the data used for the operation. Hence, the data must be stored to the specified device before the operation is initiated. By changing the data to be stored to the specified device during program run, the data used with the instruction can be changed.
(2) Destination (D)

1) Stores data after operation is performed. When the instruction consists of instruction part + source device + destination device, the data used for the operation must be stored to the destination before the operation is started.
2) The device for storing data must be specified at the destination.

## REMARKS

1) In this manual, the sources and destination are represented as follows:

| Source ...... (S) |
| :---: |
| Source 1 ..... |
| Source $2 \cdots \cdots$ S |
| Destination ...... (D) |

### 4.4 Bit Processing

Bit processing is performed when a bit device ( $\mathrm{X}, \mathrm{Y}, \mathrm{M}, \mathrm{L}, \mathrm{S}, \mathrm{B}, \mathrm{F}$ ) has been specified. 1-bit processing or digit-specification processing may be selected.

### 4.4.1 1-bit processing

When the sequence instruction is used, more than one bit (one point) cannot be specified for the bit device.

Example: LD, XO, OUT Y20

### 4.4.2 Digit specification processing

When the basic and application instructions are used, the number of digits may need to be specified for the bit device. Up to 16 points can be specified in 4 point increments when a 16-bit instruction is used, and up to 32 points can be specified when a 32-bit instruction is used.
(a) 16 -bit instruction: K1 to 4 ( 4 to 16 points)

Example: Setting range by the digit specification of 16 -bit data, XO to F


Fig. 4.4 Digit Specification Range of $\mathbf{1 6}$-Bit Instruction
(b) 32-bit instruction: K1 to 8 (4 to 32 points)

Example: Setting range by the digit specification of 32-bit data, X0 to 1F


Fig. 4.5 Digit Specification Range of 32-Bit Instruction

### 4.5 Word Processing

Word processing indicates the processing of a device word by word. 16 bits ( 1 word) or 32 bits ( 2 words) may be selected.

### 4.5.1 16-bit processing

1 point may be specified for the source and destination when the word device (e.g. D, W, R) is used. Max. 16 points may be specified in 4 point increments using digit specification when the bit device (e.g. X, Y, M, B, F) is used.
(1) When there is digit specification on the source ( S ) side, the range of numeric values handled as source data are as shown in Table 4.27.

| Specified Number of Digits | 16-Bit Instruction |
| :---: | :---: |
| K1 (4 points) | 0 to 15 |
| K2 (8 points) | 0 to 255 |
| K3 (12 points) | 0 to 4095 |
| K4 (16 points) | -32768 to 32767 |

Table 4.27 List of Digit Specification and Handled Numeric Values


Fig. 4.6 Ladder Example and Processing
(2) When there is digit specification on the destination (D) side, the number of points set by the digit specification is used on the destination side.


Fig. 4.7 Ladder Example and Processing

### 4.5.2 32-bit processing

2 points may be specified for the source and destination when the word device (e.g. D, W, R) is used. Max. 32 points may be specified in 4 point increments using digit specification when the bit device (e.g. X, Y, M, B, F) is used.
(1) When there is digit specification on the source ( S ) side, the range of numeric values handled as source data are as shown in Table 4.28.

| Specified Number <br> of Digits | 32-Bit Instruction | Specified Number <br> of Digits | 32-Bit Instruction |
| :---: | :---: | :---: | :---: |
| K1 (4 points) | 0 to 15 | K5 (20 points) | 0 to 1048575 |
| K2 (8 points) | 0 to 255 | K6 (24 points) | 0 to 167772165 |
| K3 (12 points) | 0 to 4095 | K7 (28 points) | 0 to 268435455 |
| K4 (16 points) | 0 to 65535 | $K 8$ (32 points) | -2147483648 to 2147483648 |

Table 4.28 List of Digit Specification and Handled Numeric Values

| Ladder Example |  |  | Processing |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 32-bit instruction | $\begin{array}{\|l\|l\|l\|l\|} \hline \mathrm{K} 1 \times 0 & \mathrm{X} 3 & \mathrm{X} & \mathrm{X} \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 |  |  | Change to 0 . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DMOVP | K1×0 | D0 | D0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X3 | X2 | X1 | X0 |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Source (S) data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | Change to 0 . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Fig. 4.8 Ladder Example and Processing
(2) When there is digit specification on the destination (D) side, the number of points set by the digit specification is used on the destination side.


Fig. 4.9 Ladder Example and Processing

### 4.6 Handling of Numeric Values

In the A series, there are instructions which handle numeric values in 16 bits and 32 bits.
The highest bits of 16 bits and 32 bits are used for the judgement of positive and negative. Therefore, numeric values handed by 16 bits and 32 bits are as follows:

$$
\begin{aligned}
& 16 \text { bits: }-32768 \text { to } 32767 \\
& 32 \text { bits: }-2147483648 \text { to } 2147483647
\end{aligned}
$$

## POINT

(1) Numeric value setting procedure

1) Decimal


2) Hexadecimal

(2) When FFFEH is divided by 2, the following occurs.

## 16-bit instruction



## 32-bit instruction



When the range of numeric values handled in 16 bits and 32 bits exceeds that specified (overflow, underflow) this is indicated as in the following table.

| Overflow | Processing of 16-bit Data |  | Processing of 32-bit Data |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Decimal display | Hexadecimal display | Decimal display | Hexadecimal display |
|  | Over flow 32764 32765 32767 -32768 -32767 -32766 -32765 $\vdots$ | 7 FFC <br> 7 FFD <br> 7 FFE н <br> 7 FFF <br> 8000 н <br> 8001 н <br> 8002 н <br> 8003 н | Over2147483644 <br> 2147483645 <br> 2147483646 <br> 2147483647 <br> -2147483648 <br> -2147483647 <br> -2147483646 <br> -2147483645 <br> $\vdots$ <br> $\vdots$ | 7 FFFFFFC <br> 7 FFFFFFD <br> 7 FFFFFFE <br> 7FFFFFFF <br> 80000000 н <br> 80000001 н <br> 80000002 н <br> 80000003 н |
|  | Processing of 16-bit Data |  | Processing of 32-bit Data |  |
|  | Decimal display | Hexadecimal display | Decimal display | Hexadecimal display |
| Underflow | Under flow -32765 -32767 -32768 32767 32766 32765 32764 | $\begin{array}{lllll} 8 & 0 & 0 & 3 & \mathrm{н} \\ 8 & 0 & 0 & 2 & \mathrm{H} \\ 8 & 0 & 0 & 1 & \mathrm{н} \\ 8 & 0 & 0 & 0 & \mathrm{H} \\ 7 & \text { F F F } \\ \mathrm{H} \\ 7 & \text { F F E } \end{array}$ | Under flow -2147483645 -2147483646 -2147483647 -2147483648 2147483647 2147483646 2147483645 2147483644 $\vdots$ $\vdots$ |  |

Table 4.29 Processing Outside the Allowed Numeric Value Range

## REMARKS

Even in the case of overflow and underflow, the carry flag and error flag do not change.
(1) The index qualification is used to specify the device number be providing an index $(\mathrm{Z}, \mathrm{V})$ to the device and adding the specified device number and index content.
(2) The index qualification can be used for devices $X, Y, M, L, B, F$, T, C, D, R, W, K, and H.
(3) The indexes ( $Z, V$ ) are provided with a sign and can be set in the range of -32768 and 32767.
(4) The index qualification is as shown below.


## Example

When the index qualification is performed, the actual processing devices are as shown below.
$(Z=20, V=-5)$


Fig. 4.10 Ladder Examples and Actual Devices Processed

## 4．8 Subset Processing

## 4．9 Operation Error

Increases processing speed within the following limits when the bit device is used with the basic and application instructions：

1）The bit device specified is a multiple of 8 （a multiple of 16 when the A3HCPU is used）．
2）Index qualification is not performed．
3） 4 K or $K 8$ is specified when using the digit specification．
（1）In the following cases，the basic instruction and application instruction result in operation error．
1）Error described in the explanation of each instruction has occurred．
2）When the index qualification is performed and the device range has been exceeded．In this case，however， K and H are excluded．

| Index | Circuit Example | Judgement |
| :---: | :---: | :---: |
| $Z=-10$ |  MOV K－10 <br> M   <br> MOV T9z D0 | Since $T(9+(-10))=T-1$ ，operation error occurs． |
| $z=10$ | MOV K10 $z$ <br> $⿴ 囗 ⿱ 一 一 厶 十 \mid$ MOV K1020Z K4Y30  | Since $D(1020+10)=$ D1030 and the range of D0 to 1024 is exceeded，operation error occurs． |
| $z=10$ |  MOV K10 <br> Mト   <br>  MOV K323672 D0  | Since K $(32767+10)=K-32759$ ，operation error does not occur． |

Fig．4．11 Ladder Examples and Judgements
3）When the index qualification is performed and the head number of bit device has exceeded the corresponding device range．

| Index | Circuit Example | Judgement |
| :---: | :---: | :---: |
| $Z=15$ |  | Although K4B3FF $(B(3 F 0+F)=B 3 F F)$ is specified，opera－ tion error does not occur． |
| $z=16$ | MOV K16 2 <br> MOV K4B3FOZ D0 | Since $K 4 B 400(B(3 F 0+10)=B 400)$ is specified and the corresponding device range is exceeded，operation error occurs． |

Fig．4．12 Ladder Examples and Judgements

(2) Error processing

1) If an operation error has occurred during the execution of basic instructions or application instructions, the error flag ( $\mathrm{M} 9010,9011$ ) is turned on and the error step number is stored into the error step storage register (D9010, 9011).

2) D9011 stores the step number of the instruction which has caused an operation error when M9011 changes from off to on. Therefore, if M9011 remains on, the contents of D9011 do not change.
3) Program the reset of M9011 and D9011 as shown below.


Fig. 4.13 Resetting the Special Relay, Register
4) If an operation error has occurred, sequence processing may be stopped or continued as selected by the parameter setting (Section 3.5.16).

### 4.10 Instruction Format

The following sections give explanations of sequence instructions, basic instructions, and application instructions. They are given in the following format.



## 5. SEQUENCE INSTRUCTIONS

Sequence instructions are classified as follows:

| Classification | Description | Refer to: |
| :---: | :--- | :--- |
| Contact <br> instruction | Operation start, series connection, parallel <br> connection | $5-2$ to 5-4 |
| Connection <br> instruction | Ladder block series connection, parallel con- <br> nection, operation result storage | $5-5$ to 5-13 |
| Qutput <br> instruction | Bit device output, differential output, set, <br> reset, output reverse | $5-14$ to 5-25 |
| Shift instruction | Bit device shift | $5-26$ to 5-27 |
| Master control <br> instruction | Master control set, reset | $5-28$ to 5-29 |
| Program branch <br> instruction | Jump, call, interrupt enable, disable | $5-30$ to 5-40 |
| Program <br> switching <br> instruction | Switching between main and subprograms | $5-41$ to 5-48 |
| FOR $\sim$ NEXT <br> instruction | FOR ~ NEXT | $5-49$ to 5-50 |
| Refresh <br> instruction | Data link refresh, I/O partial refresh | $5-51$ to 5-56 |
| Termination <br> instruction | Sequence program termination | $5-57$ to 5-60 |
| Other instruction | Sequence program stop, no operation | $5-61$ to 5-64 |

### 5.1 Contact Instructions

### 5.1.1 Operation start, series connection, parallel connection (LD, LDI, AND, ANI, OR, ORI)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 bit | A1N | A2N | A3N | A3H |


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \times \\ & \stackrel{X}{0} \\ & \underline{E} \end{aligned}$ |  | 흔․․․ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Leve! |  |  |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | w | R | AO | A1 | Z | V | K | H | P | 1 | N |  |  |  |  | M9012 | M9010 | M9011 |
| $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |



## Functions

LD, LDI
(1) LD is an "N/O" contact operation start instruction and LDI is a "NK" contact operation start instruction. (These instructions draw the ON/OFF data of the specified device and use the data as an operation result.)

AND, ANI
(1) AND is an "N/O" contact serial connection instruction and ANI is a "N/C" contact serial connection instruction. (These instructions draw the ON/OFF data of the specified device, performs the AND operation of that data and the previous operation result, and use it as a new operation result.
(2) There are no restrictions on the use of AND and ANI. In ladder mode on the A6GPP, A6PHP, A6HGP, however, there are the following restrictions:

1) Write: When AND or ANI is connected serially, a circuit of up to 21 stages can be created.
2) Read: When AND or ANI is connected serially, a circuit of up to 24 stages can be displayed at one time.

## OR, ORI

(1) OR is a one "N/O" contact parallel connection instruction and ORI is a one " $\mathrm{N} / \mathrm{C}$ " contact parallel connection instruction. (These instructions draw the ON/OFF data of specified device, performs the OR operation of that data and the previous operation result, and use it as an operation result.)
(2) There are no restrictions on the use of OR and ORI. In ladder mode on the A6GPP, A6PHP, A6HGP, however, there are the following restrictions:

1) Write: A circuit, in which up to 23 ORs or ORIs are connected consecutively, may be written.
2) Read: A circuit, in which up to 23 ORs or ORIs are connected consecutively, may be displayed. A circuit containing more than 23 ORs or ORIs cannot be completely displayed.

Execution Conditions Executed every scan independently of the device status and operation result.

## Program Examples <br> LD, LD2, AND, AN1, OR, ORI



| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X3 |  |  |  |
| 1 | OR | X4 |  |  |  |
| 2 | OR | X5 |  |  |  |
| 3 | OUT | Y33 |  |  |  |
| 4 | LD | X5 |  |  |  |
| 5 | AND | M11 |  |  |  |
| 6 | ORI | X6 |  |  |  |
| 7 | OUT | Y34 |  |  |  |
| 8 | END |  |  |  |  |



| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X3 |  |  |  |
| 1 | AND | M6 |  |  |  |
| 2 | LDI | X4 |  |  |  |
| 3 | ANI | M7 |  |  |  |
| 4 | ORB |  |  |  |  |
| 5 | ANI | M9 |  |  |  |
| 6 | OUT | Y33 |  |  |  |
| 7 | LD | X5 |  |  |  |
| 8 | LD | M8 |  |  |  |
| 9 | OR | M9 |  |  |  |
| 10 | ANB |  |  |  |  |
| 11 | ANI | M11 |  |  |  |
| 12 | OUT | Y34 |  |  |  |
| 13 | END |  |  |  |  |



| Coding |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number | Instruction | Device |  |  |  |  |
| 93 | LD | X5 |  |  |  |  |
| 94 | OUT | Y35 |  |  |  |  |
| 95 | AND | X8 |  |  |  |  |
| 96 | OUT | Y36 |  |  |  |  |
| 97 | ANI | X9 |  |  |  |  |
| 98 | OUT | Y37 |  |  |  |  |
| 99 | END |  |  |  |  |  |

### 5.2 Connection Instructions

5.2.1 Ladder block series connection, parallel

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H | connection (ANB, ORB)


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \overleftarrow{~} \\ & \stackrel{8}{0} \\ & \stackrel{\rightharpoonup}{\infty} \end{aligned}$ | $\begin{aligned} & \times \times \\ & \stackrel{\Phi}{E} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \text { 흔 } \\ \text { 皆 } \\ \hline \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | v | K | H | P | 1 | N |  |  |  |  |  | M9010 | M9011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |



Functions

ANB
(1) This instruction performs the AND operation of block A and block $B$, and uses it as an operation result.
(2) The symbol of ANB is not a contact symbol but a connection symbol.
(3) When ANB is written consecutively, a maximum of seven instructions (eight blocks) can be written. If eight or more instructions are written consecutively, the PC cannot perform proper operation. (Refer to Coding Example 2 on the next page.)

## ORB

(1) This instruction performs the OR operation of block $A$ and block $B$, and uses it as an operation result.
(2) ORB performs parallel connection of circuit blocks with two or more contacts. For parallel connection of circuit blocks which have only one contact, OR and ORI are used and ORB is not required. (See below.)

(3) The symbol of ORB is not a contact symbol but a connection symbol.
(4) When ORB is written consecutively, a maximum of seven instructions (eight blocks) can be written. If eight or more instructions are written consecutively, the PC cannot perform proper operation. (Refer to Coding Example 2 on the next page.)

ANB
When circuit blocks are serially connected consecutively, the coding of program is available in two types. However, proceed with the coding according to Coding example 1.



[^2]

Continuous write of ANB is allowable to a maximum of seven instructions (eight blocks). If eight or more instructions are written consecutively, the PC cannot perform proper operation.

## ORB

When circuit blocks are parallelly connected consecutively, the coding of program is available in two types. However, proceed with the coding according to Coding example 1.


| Coding example 1 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number | Instruction | Device |  |  |  |
| 0 | LD | X0 |  |  |  |
| 1 | AND | X1 |  |  |  |
| 2 | LD | X2 |  |  |  |
| 3 | AND | X3 |  |  |  |
| 4 | ORB |  |  |  |  |
| 5 | LD | X4 |  |  |  |
| 6 | AND | X5 |  |  |  |
| 7 | ORB |  |  |  |  |
| 8 | LD | X6 |  |  |  |
| 9 | AND | X7 |  |  |  |
| 10 | ORB |  |  |  |  |
| 11 | OUT | M7 |  |  |  |
| 12 | END |  |  |  |  |


| Coding example 2 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number | Instruction | Device |  |  |  |
| 0 | LD | X0 |  |  |  |
| 1 | AND | X1 |  |  |  |
| 2 | LD | X2 |  |  |  |
| 3 | AND | X3 |  |  |  |
| 4 | LD | X4 |  |  |  |
| 5 | AND | $\times 5$ |  |  |  |
| 6 | LD | X6 |  |  |  |
| 7 | AND | X7 |  |  |  |
| 8 | ORB |  |  |  |  |
| 9 | ORB |  |  |  |  |
| 10 | ORB |  |  |  |  |
| 11 | OUT | M7 |  |  |  |
| 12 | END |  |  |  |  |

[^3][^4]| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H |


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 㐅 } \\ & \stackrel{\rightharpoonup}{0} \\ & \underline{0} \end{aligned}$ | $$ | 는춘 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | 1 | N |  |  |  |  | M9012 | M9010 | M9011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |



## Functions

## MPS

(1) Stores the operation result (ON/OFF) immediately preceding the MPS instruction.
(2) The MPS instruction can be used a maximum of 11 times consecutively. However, if an MPP instruction is used in between, 1 is reduced from the number of used MPS instructions.

## MRD

(1) Reads the operation result stored by the MPS instruction, and resumes the operation with that operation result, starting at the next step.

## MPP

(1) Reads the operation result stored by the MPS instruction, and resumes the operation with that operation result, starting at the next step.
(2) Clears the operation result stored by the MPS instruction.

## POINT

(1) When MPS, MRD, and MPP are used and when they are not used, the circuits differ as shown below.


## POINT

(2) Set the numbers of used MPS and MPP instructions to the same. If the used numbers differ, the following occurs.

1) When the number of MPS instructions is larger than that of MPP instructions, the PC performs operation in the changed circuit.

## Before change



| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |  |  |
| 1 | AND | X1 |  |  |  |
| 2 | MPS |  |  |  |  |
| 3 | AND | X2 |  |  |  |
| 4 | OUT | Y40 |  |  |  |
| 5 | MRD |  |  |  |  |
| 6 | AND | X3 |  |  |  |
| 7 | OUT | Y41 |  |  |  |
| 8 | MPP |  |  |  |  |
| 9 | AND | X4 |  |  |  |
| 10 | OUT | Y42 |  |  |  |
| 11 | END |  |  |  |  |

After change


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |  |  |
| 1 | AND | X1 |  |  |  |
| 2 | MPS |  |  |  |  |
| 3 | AND | X2 |  |  |  |
| 4 | OUT | Y40 |  |  |  |
| 5 | MRD |  |  |  |  |
| 6 | AND | X3 |  |  |  |
| 7 | OUT | Y41 |  |  |  |
| 8 | MPP |  |  |  |  |
| 9 | AND | X4 |  |  |  |
| 10 | OUT | Y42 |  |  |  |
| 11 | END |  |  |  |  |

2) If the number of MPP instructions is larger than that of MPS instructions, this results in circuit plotting error and the PC cannot perform proper operation.
3) Program which uses MPS, MRD, and MPP.

or
4) Printing example by use of MPS and MPP instructions.

- Circuit printing

- List printing

| 0 | LD | $\times 000$ | 32 | MPP |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | MPS |  | 33 | OUT | Y046 |
| 2 | AND | X001 | 34 | MPP |  |
| 3 | MPS |  | 35 | OUT | Y047 |
| 4 | AND | X002 | 36 | MPP |  |
| 5 | MPS |  | 37 | OUT | Y048 |
| 6 | AND | $\times 003$ | 38 | MPP |  |
| 7 | MPS |  | 39 | OUT | Y049 |
| 8 | AND | X004 | 40 | MPP |  |
| 9 | MPS |  | 41 | OUT | Y04A |
| 10 | AND | X005 | 42 | END |  |
| 11 | MPS |  | 43 | NOP |  |
| 12 | AND | $\times 006$ | 44 | NOP |  |
| 13 | MPS |  | 45 | NOP |  |
| 14 | AND | $\times 007$ | 46 | NOP |  |
| 15 | MPS |  | 47 | NOP |  |
| 16 | AND | X008 | 48 | NOP |  |
| 17 | MPS |  | 49 | NOP |  |
| 18 | AND | $\times 009$ | 50 | NOP |  |
| 19 | MPS |  | 51 | NOP |  |
| 20 | AND | X00A | 52 | NOP |  |
| 21 | OUT | Y040 | 53 | NOP |  |
| 22 | MPP |  | 54 | NOP |  |
| 23 | OUT | Y041 | 55 | NOP |  |
| 24 | MPP |  | 56 | NOP |  |
| 25 | OUT | Y042 | 57 | NOP |  |
| 26 | MPP |  | 58 | NOP |  |
| 27 | OUT | Y043 | 59 | NOP |  |
| 28 | MPP |  | 60 | NOP |  |
| 29 | OUT | Y044 | 61 | NOP |  |
| 30 | MPP |  | 62 | NOP |  |
| 31 | OUT | Y045 | 63 | NOP |  |

## MEMO

### 5.3 Output Instructions

### 5.3.1 Bit device, timer, counter output (OUT)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 bit | A1N | A2N | A3N | A3H |


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Number of steps |  | $\begin{aligned} & \text { × } \\ & \stackrel{\text { O}}{\underline{E}} \end{aligned}$ |  | 흔 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \end{array}$ |  |  |  |  |  |  |  |
|  |  | $\mathbf{X}$ | Y | M | 1 | S | B | F | T | C | D | W | R | AO | A1 | 2 | V | K | H | P | I |  |  |  |  |  |  | M9010 | M9011 |
|  | device |  | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $1 / 3$ |  |  |  |  |  |
|  | Device |  |  |  |  |  |  |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\stackrel{\text { E }}{ }$ | $\begin{gathered} \text { Set } \\ \text { value } \end{gathered}$ |  |  |  |  |  |  |  |  |  | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ |  |  |  |  |  | 1 |  |  |  |  |  |
| ¢ | Device |  |  |  |  |  |  |  |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| O | $\begin{gathered} \text { Set } \\ \text { value } \end{gathered}$ |  |  |  |  |  |  |  |  |  | $\bigcirc$ |  |  |  |  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |



## Functions

OUT (Y, M, L, S, B, F)
(1) This instruction outputs the operation result for the elements preceding the OUT instruction.

| Operation <br> Result | OUT Instruction |  |  |
| :---: | :---: | :---: | :---: |
|  | Coil | Contact |  |
|  |  | "N/O" contact | "N/C" contact |
| OFF | OFF | Non-continuity | Continuity |
| ON | ON | Continuity | Non-continuity |

(2) When OUT $\mathrm{F}_{\mathrm{L}}^{\stackrel{-}{2} \text { ? turns on, following occurs: }}$

1) $A 3 N, A 3 H C P U: \quad$ The turned-on $F$ number if displayed at the LED indicator and the $F$ number is stored into D9009 and 9125.
2) $A 1 N, A 2 N$ :

The "ERROR" LED flickers and the F number is stored into D9009 and 9125.

## OUT (T)

(1) When the operation result of instructions preceding the OUT instruction are on, the coil of timer turns on and counts up to the set value. When the timer times up (counted value $=$ set value), the contact is as indicated below.

| "N/O" contact | Continuity |
| :---: | :---: |
| "N/C" contact | Non-continuity |

(2) When the operation result of instructions preceding the OUT instruction change from ON to OFF, the following occurs.

| Type of Timer | Timer Coil | Present Value of Timer | Before Time-Up |  | After Timer-Up |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | "N/O" | "N/C" | "N/O" | "N/C" |
| 100ms timer | OFF | 0 | Noncontinuity | Continuity | Noncontinuity | Continuity |
| 10 ms timer |  |  |  |  |  |  |
| 100 ms retentive | OFF | Present value is retained | Noncontinuity | Continuity | Continuity | Noncontinuity |

(3) After the timer has timed up, the status of the contact of an integrating timer does not change until the RST instruction is executed.
(4) A negative number ( -32768 to -1 ) cannot be set as a set value. When the set value is 0 , the same processing as for 1 is performed.
(5) For the mode of operation of the timer, refer to Section 2.6.1.

## OUT (C)

(1) When the operation result of the instructions preceding the OUT instruction have changed from OFF to ON, 1 is added to the present value (count value). When the counter has counted up (counted value $=$ set value), the stale of the contact is as indicated below.

| "N/O" contact | Continuity |
| :---: | :---: |
| "N/C" contact | Non-continuity |

(2) When the operation result of the instructions preceding the OUT instruction remain on, counting is not performed. (It is not necessary to convert the count input into a pulse.)
(3) After the counter has counted up, the count value and the status of contact do not change until the RST instruction is executed.
(4) A negative number ( -32768 to -1 ) cannot be used as a set value. When the set value is 0 , the same processing as for 1 is performed.
(5) For the operating mode of the counter, refer to Section 2.2.6.

## Execution Conditions

## Program Examples

This instruction is executed per scan irrespective of the operation result of the instructions preceding the OUT instruction.

## REMARKS

Three steps are employed only when the special relay is used for the device of OUT instruction.

1) Program which switches an output at the output unit.

Coding

| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X5 |  |  |  |
| 1 | OUT | Y33 |  |  |  |
| 2 | LD | X6 |  |  |  |
| 3 | OUT | Y34 |  |  |  |
| 4 | OUT | Y35 |  |  |  |
| 5 | END |  |  |  |  |

2) Program which turns on $Y 10$ and $Y 1410$ seconds after $X 0$ turns on.


| Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number Instruction Device    <br> 0 LD X 0    <br> 1 OUT T 1 K100   <br>       <br> 2 LD T 1    <br> 3 OUT Y 10    <br> 4 OUT Y 14    <br> 5 END     |  |  |  |  |  |

3) Program which uses the BCD data of $X 10$ to $1 F$ as the set value of the timer.


Data of X 10 to 1 F is converted into BIN and stored into D10.

When X2 turns on, the data stored in D10 is counted as a set value.

When T2 counts up, Y15 turns on.

| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |  |  |
| 1 | BINP | K4X10 | D10 |  |  |
| 6 | LD | $\times 2$ |  |  |  |
| 7 | OUT | T2 | D10 |  |  |
| 8 | LD | T2 |  |  |  |
| 9 | OUT | Y15 |  |  |  |
| 10 | END |  |  |  |  |

4) Program which turns on $Y 30$ after $X 0$ turns on 10 times and which turns off $Y 30$ when $X 1$ turns on.

5) Program which changes the set value of C10 to 10 when $X 0$ turns on and to 20 when X 1 turns on.


| Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number | Instruction | Device |  |  |  |
| 0 | LD | X0 |  |  |  |
| 1 | MOVP | K10 | D0 |  |  |
| 6 | LD | X1 |  |  |  |
| 7 | MOVP | K20 | D0 |  |  |
| 12 | LD | X3 |  |  |  |
| 13 | OUT | C10 | D0 |  |  |
| 14 | LD | C10 |  |  |  |
| 15 | OUT | Y30 |  |  |  |
| 16 | END |  |  |  |  |

## 5．3．2 Bit device set，reset（SET，RST）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 bit | A1N | A2N | A3N | A3H |


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\otimes} \\ & \stackrel{\leftrightarrow}{\omega} \\ & \stackrel{\rightharpoonup}{n} \end{aligned}$ | 区 |  | 产思 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  | Constant | Pointer |  |  |  |  |  |  |  |  |
|  |  | X | Y | M | L | s | B | F | T | c | D | w | R | A |  | K |  |  |  | M9010 |  |  |  | M9011 |
| SET |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |
| RST |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | O |  |  |  |  |  |  |  |  |  |  |  |



## Functions

## SET

（1）When the SET input turns on，the specified device is turned on．
（2）The turned－on device remains on even if the SET input turns off．The device can be turned off by the RST instruction．

（3）When the SET input is off，the status of the device does not change．

## RST

（1）When the RST input turns on，the specified device changes as described below：

| Device | Status |
| :---: | :--- |
| Y，M，L，S，B，F | Coil and contact are turned off． |
| T，C | Present value is set to 0，and coil and contact <br> are turned off． |
| D，W，R，A0，A1，Z，V | Content is set to Q． |

（2）When the RST input is off，the status of device does not change．
（3）The functions of RST（D，W，R，A0，A1，Z，V）are the same as those of the following circuit．


Execution Conditions
(1) The SET, RST instructions are executed on the following conditions:

SET, RST

$\operatorname{SET}(\mathrm{Y}, \mathrm{M}, \mathrm{L}, \mathrm{S}, \mathrm{B})$


SET, RST (F)

(2) SET, RST instructions

In refresh mode, the SET/RST instructions cannot be used in a program which outputs a pulse signal during one scan. In this case, output ( Y ) must be changed to direct mode or the program must be corrected so that the device is switched on/off every scan as shown below.


Refresh mode


## REMARKS

The number of steps is 3 when any of the following devices is used:

| SET instruction | Special relay | : M9000 to M9255 |
| :--- | :--- | :--- |
|  | Link relay | : B0 to B3FF |
|  | Annunciator | $:$ F0 to F255 |
| RST instruction | Special relay | : M9000 to F255 |
|  | Word devices | : All |

1) Program which sets (turns on) $Y 8 B$ when $X 8$ turns on and which resets (turns off) Y8B when X9 turns on.
Program Examples

2) Program which sets the content of data register to 0 .


5
Coding

| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |  |  |
| 1 | MOV | K4X70 | D8 |  |  |
| 6 | LD | X5 |  |  |  |
| 7 | RST | D8 |  |  |  |
| 10 | END |  |  |  |  |

3) Program which resets the 100 ms retentive timer and counter.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X4 |  |  |  |
| 1 | OUT | T225 | K18000 |  |  |
| 2 | LD | T225 |  |  |  |
| 3 | OUT | C23 | K16 |  |  |
| 4 | RST | T225 |  |  |  |
| 7 | LD | C23 |  |  |  |
| 8 | OUT | Y55 |  |  |  |
| 9 | LD | X5 |  |  |  |
| 10 | RST | C23 |  |  |  |
| 13 | END |  |  |  |  |

### 5.3.3 Edge-triggered differential output

 (PLS, PLF)| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 bit | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{\leftrightarrow}{3} \\ & \stackrel{y}{*} \end{aligned}$ | $\stackrel{\text { ¢ }}{\text { ¢ }}$ |  | 흒 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
|  | X | Y | M | L | s | B | F | T | C | D | W | R | AO | A1 | $z$ | V | K | H | P | 1 | N |  |  |  |  |  | M9010 | msol1 |
| (D) |  | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 3 |  |  |  |  |  |



## Setting data



## Functions

## PLS

(1) The PLS instruction turns on the specified device for one scan when the PLS instruction turns from off to on. Similarly, when a device is in the on state, the PLS instruction will turn it off for one scan time.

(2) If the instruction generating the pulse is switched on and the RUN key switch is moved from the RUN to STOP position and the RUN key switch is moved from the RUN to STOP position and then returned to the RUN position again, the PLS instruction is not executed.

(3) When the latch relay ( $L$ ) is used with the PLS instruction, the previous data is re-output after the power is restored.

## PLF

(1) The PLF instruction turns on the specified device during one scan when the PLF instruction turns from on to off. Similarly, when the device is in the on state, the PLF instruction will turn it off for one scan time.

(2) If the instruction generating the pulse is off and the RUN key switch is moved from the RUN to STOP position and then returned to the RUN position again, the PLF instruction is not executed.

## Program Examples

## PLS

Program which executes the PLS instruction when M0 turns on.

| Coding |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PLS | M9 |  |  |  |  |  |  |$|$| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X9 |  |  |  |
| 1 | PLS | M9 |  |  |  |
| 4 | END |  |  |  |  |



## PLF

Program which executes the PLF instruction when M0 turns off.
Coding


### 5.3.4 Bit device output reverse (CHK) (Valid in refresh mode)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 bit | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ¢d005 | $\begin{aligned} & \text { 주 } \\ & \text { 들 } \end{aligned}$ | 門品 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c} \text { Level } \\ \hline \mathbf{N} \end{array}$ |  |  |  |  |  |  |  |
|  | X | $\mathbf{Y}$ | M | L | S | B | F | T | C | D | w | R | A0 | A1 | Z | V | K | H | P | 1 |  |  |  |  |  | M9012 | M9010 | M9011 |
| (D1) |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 5 |  |  |  |  |  |
| (D2) |  | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ |  |  |  |  |  |  | 5 |  |  |  |  |  |



Setting data

| (D1) | Required device number |
| :--- | :--- |
| (D2) | Dummy data <br> Any device number indi- <br> cated by $\triangle$ |

## Functions

(1) Reverses the output status of the device, (D1) , on the leading edge of the output reverse command.
(2) Specify any device number indicated by (dummy data).

(3) The output reverse command on/off period must be equal or greater than 1 scan time.
(4) The CHK instruction is only executed in refresh mode.

The following program reverses the output status of Y 10 when X 9 is switched on.


### 5.4 Shift Instructions

5.4.1 Bit device shift (SFT, SFTP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 bit | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 는ㅈㅠㅠ } \\ & \text { 울 } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c} \text { Level } \\ \hline \mathbf{N} \end{array}$ |  |  |  |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | 1 |  |  |  |  |  |  | M9010 | M9011 |
| (D) |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 3 |  |  |  |  |  |



## Functions

(1) This instruction shifts the ON/OFF status of a device number, (defined as D-1) to the device specified as D and turns off the device with the lower number.
(2) Turn on the head device to be shifted with the SET instruction.
(3) When the SFT or SFTP instruction is used consecutively, program higher device numbers first. (See below.)

*: At M8 to 15,1 indicates $O N$ and 0 indicates $O F F$

## Program Example

1) Program which shifts the $Y 57$ to $5 B$ when $X 8$ turns on.


Coding

| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X8 |  |  |  |
| 1 | SFTP | Y5B |  |  |  |
| 4 | SFTP | Y5A |  |  |  |
| 7 | SFTP | Y59 |  |  |  |
| 10 | SFTP | Y58 |  |  |  |
| 13 | LD | X7 |  |  |  |
| 14 | PLS | M8 |  |  |  |
| 17 | LD | M8 |  |  |  |
| 18 | SET | Y57 |  |  |  |
| 19 | END |  |  |  |  |

### 5.5 Master Control Instructions

### 5.5.1 Master control set, reset (MC, MCR)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 bit | A1N | A2N | A3N | A3H |




## Functions

## MC

(1) MC is master control start instruction. when the ON/OFF command for the MC is on, operation results from MC to MCR remain unchanged.
(2) When ON/OFF command for the MC is off, the operation result of MC to MCR is as indicated below.

| $100 \mathrm{~ms}, 10 \mathrm{~ms}$ <br> Timers | 100 ms integrating <br> Timer Counter | OUT Instruction | SET/RST | SFT |
| :---: | :---: | :---: | :---: | :---: |
| Count value <br> turns to 0. | Remain as a present <br> count value. | All turn to 0. | Status is held. |  |

(3) Nesting is allowed up to eight levels (NO to 7). Nest MC starting with lower nesting numbers ( $N$ ), and nest MCR starting with higher numbers. For the nesting, refer to Section 2.4.12.
(4) Scanning of the program between the MC and MCR instructions occurs constantly, even when the MC is de-energized.
(5) The MC instruction can be used any number of times during one scan by changing the device of destination D.
(6) When the MC instruction is on, the coil of device specified at the destination turns on. The use of the same device for an OUT instruction, etc. is trated as a duplicate coil.

## MCR

(1) MCR is a master control reset instruction and indicates the end of master control range.
(2) MCR resets the specified nesting ( N ) number and succeeding numbers.


## Program Example

1) Program which turns on MC when $X 9$ turns on and which turns off MC when X9 turns off.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X9 |  |  |  |
| 1 | MC | N0 | M98 |  |  |
| 6 | LD | X10 |  |  |  |
| 7 | OUT | Y30 |  |  |  |
| 8 | LD | X11 |  |  |  |
| 9 | OUT | Y31 |  |  |  |
| 10 | LD | X12 |  |  |  |
| 11 | OUT | Y32 |  |  |  |
| 12 | LD | X13 |  |  |  |
| 13 | OUT | Y33 |  |  |  |
| 14 | MCR | N0 |  |  |  |
| 17 | END |  |  |  |  |

## REMARKS

The numbers of steps required for the MC and MCR instructions are as follows:

### 5.6 Program Branch Instructions

5.6.1 Conditional jump, unconditional jump

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H | (CJ, SCJ, JMP)


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 苟 } \\ & \text { 䔍 } \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { X } \\ & \stackrel{\rightharpoonup}{\square} \\ & \underline{1} \end{aligned}$ | $\begin{array}{\|l} \frac{2}{2} \\ 0_{6}^{0} \underset{F}{7} \\ \hline \text { M9012 } \end{array}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|l\|} \hline \text { Level } \\ \hline \mathbf{N} \end{array}$ |  |  |  |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | V | K | H | P | 1 |  |  |  |  |  |  | M5010 | Ms011 |
| P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ |  |  |  | 3 |  | $\bigcirc$ |  | O | $\bigcirc$ |



## Functions

CJ
(1) Executes the program of specified pointer number when the jump command is on.
(2) Executes the program of the next step when the jump command is off.


SCJ
(1) Executes the program of specified pointer number, starting at the next scan, when the jump command changes from off to on.
(2) Executes the program of the next step when the jump command is off or changes from off to on.


## JMP

(1) Executes the program of specified pointer number unconditionally.

## POINT

(1) Even if the timer, of which coil is on, is jumped by the CJ, SCJ, or JMP instruction after the coil of timer is turned on, the timer continues counting.
(2) When a jump is made to a memory location by CJ, SCJ, or JMP, the scan timer is shortened.
(3) The CJ, SCJ, and JMP instructions are also capable of jumping to a step with lower number. However, when utilizing this capability, execute the WDT instruction or the END (FEND) instruction before the watch dog timer times out.

(4) The device jumped by CJ, SCJ, or JMP does not change.

(5) The label ( $P \times X$ ) occupies one step.


## Grammatical Errors

Program Examples

In the following cases, grammatical error occurs and the PC stops its operation.

- When there are mult. contacts of the same labels, a jump has been made to that label by the CJ, SCJ, or JMP instruction.
- There is no label at the jump destination of CJ, SCJ, or JMP instruction.
- Jump has been made to a label located below the END instruction.

1) Program which causes a jump during the next scan to END when XC turns on.


| Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number hastuction Device    <br> 0 LD XC    <br> 1 SCJ P255    <br> 4 LDI XC    <br> 5 MPS     <br> 6 AND X13    <br> 7 OUT X93    <br> 8 MPP     <br> 9 AND X17    <br> 10 OUT Y99    <br> 11 LD XB    <br> 12 OUT Y83    <br> 13 END     |  |  |  |  |  |

2) Program which causes a jump to the END (FEND) instruction when X9 turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |  |  |
| 1 | OUT | Y30 |  |  |  |
| 2 | LD | X9 |  |  |  |
| 3 | SCJ | P255 |  |  |  |
| 6 | FEND |  |  |  |  |
| 7 | LD | X11 |  |  |  |
| 8 | OUT | Y41 |  |  |  |
| 9 | END |  |  |  |  |

3) Program which causes a jump during the next scan to P3 when XC turns on.


### 5.6.2 Subroutine call, return (CALL, CALLP, RET)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 区 } \\ & \stackrel{\text { E }}{E} \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | I | N |  |  |  |  |  | M9010 | M9011 |
| P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ |  |  |  | 3/1 |  | 0 |  | $\bigcirc$ | $\bigcirc$ |



## Functions

CALL, CALLP
(1) Executes the subroutine program specified by the pointer (P**).
(2) Up to five levels of nesting of the CALUCALLP instruction are allowed.

(3) The NOP instruction must be written between the RET instruction in the subroutine program and the END instruction in the sequence program.

## RET

(1) Executes the sequence program located at the next step to the CALL(P) instruction when the RET instruction is executed.
(2) Indicates the end of subroutine program.

## Execution Conditions

## Grammatical Errors

Operation Error

Program Example

The execution conditions of CALL and CALLP are a shown below.


In the following cases, grammatical error occurs and the PC stops operation.

- After the CALL(P) instruction is executed, the END (FEND) instruction has been executed before executing the RET instruction.
- The RET instruction has been executed before executing the CALL(P) instruction.
- The label P255 has been called by the CALL(P) instruction.

In the following case, operation error occurs and the error flag turns on.

- Nesting is of six or more levels.

1) Program which executes the subroutine program when $X 1$ changes from off to on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X8 |  |  |  |
| 1 | OUT | Y11 |  |  |  |
| 2 | LD | X1 |  |  |  |
| 3 | CALLP | P33 |  |  |  |
| 6 | LD | X9 |  |  |  |
| 7 | OUT | Y13 |  |  |  |
| 8 | FEND |  |  |  |  |
|  |  |  |  |  |  |
| 500 | P33 |  |  |  |  |
| 501 | LD | XA |  |  |  |
| 502 | OUT | Y33 |  |  |  |
| 503 | OUT | Y34 |  |  |  |
| 504 | RET |  |  |  |  |
| 505 | END |  |  |  |  |

The numbers of steps of the CALL(P) and RET instructions are as follows:
CALL(P): 3 steps
RET: 1 step

5．6．3 Interrupt enable，disable，return
（EI，DI，IRET）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H |

（Valid with M9053 off when the A $\square$ NCPU is used）

| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { ひ } \\ & 0 \\ & 0 \\ & \ddot{0} \end{aligned}$ | $\begin{aligned} & \text { 줄 } \\ & \text { (1) } \end{aligned}$ |  | $\begin{aligned} & \text { 흔 䍗 } \\ & \text { 妾 } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | V | K | H | P | I | N |  |  |  |  |  | M9010 | M9011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |



## Functions

DI
（1）Disables the interrupt program until the El instruction is executed so that interrupt signals are ignored． Valid with M9053 off when the $A \square$ NCPU is used．
（2）When the PC CPU is RESET，interrupt program execution is disabled．

EI
（1）Enables the interrupt program．
Valid with M9053 off when the A $\square$ NCPU is used．


IRET
（1）Indicates the termination of processing of interrupt program．
（2）Performs the processing of counter for interruption and returns the processing to the sequence program after the RET instruction is executed．

## POINT

(1) When a counter is used in the interrupt program, use the counter for interruption.
The A3HCPU does not have any counter which may be used in the interrupt program.
(2) The pointer for interruption occupies one step.

(3) For the interrupt conditions, refer to Section 2.4.14.
(4) During the execution of interrupt program, DI (interruption inhibition) is set. Do not allow multiple interrupt programs to be run simultaneously. This can be prevented by using the $E l$ instruction in the interrupt programs.

Grammatical Error
If the IRET instruction is executed prior to the run of interrupt program, the PC stops its operation.


Disable/enable program of the run of interrupt program by DI and El.


| Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number Instrection Device     <br> 0 LD X0     <br> 1 CJ P10     <br> 4 DI      <br> 5 P10      <br> 6 LDI X0     <br> 7 CJ P20     <br> 10 EI      <br> 11 P20      <br> 12 LD X3     <br> $S$       |  |  |  |  |  |

MEMO
5.6.4 Microcomputer program call (SUB, SUBP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |



## Functions

(1) Calls the microcomputer program created by user and allows the run of microcomputer program.
(2) When the run of microcomputer program is completed, runs the sequence program again, starting at the next step to the SUB or SUBP instruction.
(3) The SUB and SUBP instructions can be used for the sequence program and subsequence program.


(5) For the details of microcomputer program, refer to Chapter 8.

The execution conditions of SUB and SUBP instructions are as shown below.


### 5.7 Program Switching Instructions

### 5.7.1 Main $\leftrightarrow$ subprogram switching (CHG)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | A1N | A2N | A3N | A3H |


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { X } \\ & \text { ( } \\ & \hline \underline{E} \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | 1 | N |  |  |  |  |  | M9010 | M9011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |



## Functions

(1) Executes switching between the main program and subprogram after the timer/counter processing and self-diagnostic check.

(2) For further information, see Section 3.8 .

Execution Conditions
(1) When the A3NCPU is used, the CHG instruction is only executed on the leading edge of its input condition. (There is no M9050.)

| Ladder example |  | The following program is written before END or FEND of the main and subsequence programs. |
| :---: | :---: | :---: |
| Timing chart |  |  |
| Operation depending on ON/OFF of XO | OFF | No switching between the main and subsequence programs. (4), (5), (11) |
|  | ON | The main sequence program is only switched to the subsequence program, then back to the main sequence program on the first leading edge of the CHG instruction execution command (X0). (2) ) |
|  | $\begin{aligned} & \text { OFF } \\ & \vdots \\ & \text { ON } \end{aligned}$ | Switched between the main and subsequence programs ( (1), (6), (11)) |
| Remarks |  | performed for the current program and operation is started from step 0 of the other program. |

(2) When the A3HCPU is used, the CHG instruction is executed repeatedly while its input condition is on.

| Ladder example | The following program is written before END or FEND of the main and subsequence programs. |
| :--- | :--- |
| Input condition |  |

## 5. SEQUENCE INSTRUCTIONS

## Execution of PLS Instruction Used with CHG Instruction

(1) When the A3NCPU is used, the PLS instruction is executed as indicated below.

| Ladder example |  |  | The following program is written at step 0 of the main and subsequence programs. Input condition |
| :---: | :---: | :---: | :---: |
| Timing chart |  |  |  |
| 등흥응 | X0 status | OFF | M0 is not switched on. |
|  |  | ON | M0 is only switched on during the first scan of the subsequence program selected by the CHG instruction executed after X0 is switched on. |
|  |  | OFF | M0 is only switched on during 1 scan. |

(2) When the A3HCPU is used, the PLS instruction is executed as indicated below.

| Ladder example | The following program is written at step 0 of the main and subsequence programs. |
| :--- | :--- | :--- |
| Inpput condition |  |

## Execution of : P Instruction Used with CHG Instruction

(1) When the A3NCPU is used, the MOVP instruction is executed as indicated below.

| Ladder example |
| :--- |

(2) When the A3HCPU is used, the MOVP instruction is executed as indicated below.


## Counting of Counter Used with CHG Instruction

(1) When the A3NCPU is used, the counter counts as indicated below.

| Ladder exam |  | The following program is written at step 0 of the main and subsequence programs. |
| :---: | :---: | :---: |
| Timing chart |  |  |
| Operation depending on X0 ON/OFF status | OFF | C0 count value remains unchanged. |
|  | ON | CO count value is incremented by 1 after END (FEND, CHG) is executed during the first scan of the program selected by the CHG instruction executed after XO is switched on. |
|  | OFF $\vdots$ ON | CO count value is incremented by 1 after END (FEND, CHG) is executed. |

(2) When the A3HCPU is used, the counter counts as indicated below.

| Ladder example |  | The following program is written at step 0 of the main and subsequence programs. |
| :---: | :---: | :---: |
| Timing chart |  |  |
| Operation depending on X0 ON/OFF status | OFF | CO count value remains unchanged. |
|  | ON | CO count value is incremented by 1 after END (FEND, CHG) is executed during the first scan of the program selected by the CHG instruction executed after XO is switched on. |
|  | $\begin{gathered} \text { OFF } \\ \vdots \\ \text { ON } \end{gathered}$ | CO count value is incremented by 1 after END (FEND, CHG) is executed. |

## Timing of Timer Used with CHG Instruction

The A 3 N and A 3 HCPUs each have two timer set value storage areas; one for the main sequence program and the other for the subsequence program.
In these areas, the set value of the timer not in use is 0 . The set value of 0 is regarded as infinite and the timer does not time out. When the main (sub) sequence program is switched to the sub (main) sequence program by the CHG instruction after the timer in the main (sub) sequence program has started timing, the timer does not time out during execution of the sub (main) program because the timer set value specified in the main (sub) program is 0 in the sub (main) program timer set value storage area.

|  | The following program is written after the main sequence program and the same timer number is not used in the subsequence program. |
| :---: | :---: |
| Ladder example |  |
| Timing chart |  |
| Operation | T200 started by the main sequence program does not time out while the subsequence program is running. It times out on the following condition when the main sequence program is run again: (Present value) < 0 or (set value) < (present value) |

## Execution of OUT Instruction Used with CHG Instruction

When the A3N, A3HCPU is used, the coil switched on/off in the main (sub) sequence program remains unchanged during sub (main) sequence program run if its input condition changes.

| Ladder exemple | The following program <br> nce program |
| :---: | :---: |
| Timing char |  |

The following programs are used with the A 3 N and A 3 HCPUs to output pulses in accordance with the input condition of the PLS instruction while alternately running the main and subprograms.
(1) A3NCPU program

(2) A3HCPU program


## CAUTION

When modifying a subprogram during main program run or vice versa, M9051, M9056 and M9057 contacts should be used to disable the CHG instruction so that the CHG instruction may not switch the currently running program to the program currently being corrected. For further details, see Section 3.8.4.

### 5.8 FOR ~ NEXT Instructions 5.8.1 FOR ~ NEXT (FOR, NEXT)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{0}{3} \\ & \stackrel{y}{3} \end{aligned}$ | $\begin{aligned} & \text { 즐 } \\ & \text { In } \end{aligned}$ | M9012 | 는뀪 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | 2 | V | K | H | P | 1 |  |  |  |  |  |  | M9010 | M9011 |
| n |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  | 3/1 |  |  |  | $\bigcirc$ | $\bigcirc$ |



## Functions

(1) When the processing of FOR to NEXT instructions is executed " $n$ " times unconditionally, performs the processing of the next step to the NEXT instruction.
(2) At " $n$ ", 1 to 32767 can be specified. When -32767 to 0 has been specified, the same processing an $n=1$ is performed. (positive integers)
(3) When it is not desired to execute the processing of FOR to NEXT instructions, cause a jump by use of the CJ or SCJ instruction.
(4) Up to five levels of the nesting of FOR is allowed.


Up to five levels of the nesting of FOR is allowed.

## 5. SEQUENCE INSTRUCTIONS

## Grammatical Errors

Program Example

In the following cases, grammatical error occurs and the PC stops its operation.

- After the execution of FOR instruction, the END (FEND) instruction has been executed before the NEXT instruction is executed.
- The NEXT instruction has been executed before the FOR instruction is executed.

1) Program which executes the FOR to NEXT instructions when X8 is off and does not execute the FOR to NEXT instructions when $X 8$ is on.


| Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number Instruction Device    <br> 0 LD X8    <br>       <br> 1 CJ P8    <br>       <br> 4 LDI M0    <br>       <br> 5 MOV K0 Z   <br>       <br> 10 FOR K4    <br>       <br> 13 LDI M0    <br>       <br> 14 MOV Z D0Z   <br>       <br> 19 INC Z    <br> 22 NEXT     <br> 23 P8     <br> 24 LD XA    <br> 25 OUT Y33    <br>       <br> 26 END     |  |  |  |  |  |

REMARKS

The numbers of steps of the FOR and NEXT instructions are as follows:

- FOR: 3 steps
- NEXT: 1 step


### 5.9 Link Refresh Instructions

5.9.1 Link refresh (COM)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H |


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { \# } \\ & 0 \\ & 0 \\ & \stackrel{\rightharpoonup}{3} \end{aligned}$ | - |  | $\begin{gathered} \text { 흔 ㅇㅠㅠ } \\ \text { ( } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| x | Y | M | L | S | B | F | T | C | D | w | R | AO | A1 | 2 | V | K | H | P | 1 | N |  |  |  |  |  | M9010 | M 9011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 3 |  |  |  |  |  |



## Functions

(1) The COM instruction is used to make faster data communication with a remote I/O station or to receive data positively when the scan time of the master station sequence program is longer than that of the local station sequence program.
(2) On execution of the COM instruction, the PC CPU temporarily stops the sequence program processing and performs general data processing (END processing) and link refresh processing.

(3) The COM instruction may be used any number of times in the sequence program. In this case, note that the sequence program scan time increases the period of general data processing and link refresh times.
(4) In general data processing, the PC CPU and peripheral or special function module handshake to perform the following:

1) Batch write (Buffer memory, sequence program, parameter data)
2) Batch read (Buffer memory, sequence program, parameter data)
3) Monitoring
4) Testing
5) Remote run/stop/pause

## Execution Conditions

(1) Data communication using the COM instruction

1) Example without using the COM instruction

2) Example using the COM instruction

3) By using the COM instruction in the master station, data communication can be made faster as the number of data communication times with the remote I/O station can be increased unconditionally as shown in Example 2).
4) Data may not be received as shown in Example 1) when the scan time of the local station sequence program is longer than that of the master station sequence program. By using the COM instruction in the local station, data can be received securely.
5) By using the COM instruction in the local station, a link refresh is made every time the local station receives the master station command between:
(a) Step 0 and COM instruction
(b) COM instruction and COM instruction
(c) COM instruction and END instruction
(2) Even if the COM instruction is used in the master station, data communication cannot be made faster when the link scan time is longer than the master station sequence program scan time.


### 5.9.2 Link refresh enable, disable (EI, DI) (Valid with M9053 on)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | ABB |


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 菏 } \\ & \stackrel{0}{3} \\ & \stackrel{3}{3} \end{aligned}$ | - |  | 흔 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | V | K | H | P | 1 | N |  |  |  |  | M9012 | M9010 | M5011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |



## Functions

DI
(1) Disables link refresh until the El instruction is executed. Valid when M9053 is on.
(2) Sequence processing is started with link refresh enabled.
(3) Link refresh is always enabled during END processing.

EI
(1) Enables link refresh. Valid when M9053 is on.

Execution Conditions (1) EI/DI instructions are not used

(2) El instruction is used

(3) EI/DI instructions are used


## Program Example

The following program allows the interrupt program to be called at any time and link refresh to be disabled until the El instruction is executed before the FEND instruction is executed.


## IMPORTANT

1) Processing is started with link refresh enabled.
2) The interrupt program is started with interrupt disabled.
3) When the EI/DI instruction is executed, the operating system judges whether El/DI processing is performed for the link refresh or interrupt program by the on/off status of M9053.
4) After the EI/DI instruction is executed, M9053 may either be on or off.

## 5．9．3 Partial refresh（SEG） <br> （Valid with M9052 on）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 员 | $\begin{aligned} & \stackrel{\ddot{\omega}}{0} \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ |  |  | 竒思 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  | x | Y | M | L | s | B | F | T | C | D | w | R | AO | A1 | z | V | K | H | P | 1 |  |  |  |  |  |  | m9010 | M9011 |
| $n$ |  |  |  |  |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |  |
| （S） | $\bigcirc$ | O |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | K4 |  |  |  |  |  |  |



## Functions

## Execution Conditions

（2）Used to change the on／off status of input $(\mathrm{X})$ ，output $(\mathrm{Y})$ during a scan in refresh mode．
（3）Allows pulse signals to be output during a scan．
（1）Data must be set as shown below：

（2）Setting the head device number May be $\mathrm{X} / \mathrm{Yn} 0$ or $\mathrm{X} / \mathrm{Yn} 8$ ．
(3) Setting the number of points refreshed

The actual points refreshed are (set value) $\times 8$ points and may be up to 2048 points maximum.

(4) Partial refresh processing is still performed if the SEG instruction is executed with the CPU set in X/Y direct mode, but in this case, input ( X )/output ( Y ) ON/OFF status does not change.
(5) Setting B0 (0 point) refreshes all devices in the unit, beginning with the head device number specified.

Program Examples

1) The following example refreshes $Y 10$ to $Y 27$.


| Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number Instruction Device    <br> 0 LD X1    <br> 1 SET M9052    <br> 2 SEG K4Y10 K4B3   <br>       <br> 9 END     |  |  |  |  |  |

2) Pulse output using the SET and RST instructions in direct mode should be changed as shown below when the I/O control is changed to refresh mode.

Direct mode


Refresh mode


### 5.10 Termination Instructions

### 5.10.1 Main routine program termination

 (FEND)| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H |


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{N}{0} \\ & \stackrel{0}{3} \end{aligned}$ | $\begin{aligned} & \text { 区 } \\ & \text { 䍙 } \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | 2 | V | K | H | P | 1 | N |  |  |  |  |  | M9010 | M9011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  | $\bigcirc$ | 0 |



## Functions

(1) Terminates the main routine program.
(2) When the FEND instruction is executed, the PC returns to step 0 after the processing (such as timer/counter processing and self-diagnostic check) after the execution of END instruction, and resumes operation from step 0 .
(3) The sequence program located after FEND instruction can also be displayed on the A6GPP, A6PHP, A6HGP. (The A6GPP, A6PHP, A6HGP displays a circuit up to the END instruction.)

(a) By use of CJ instruction

(b) There are subroutine program and interrupt program

Grammatical Errors

In the following cases, grammatical error occurs and the PC stops its operation.
${ }^{\circ}$ After the CALL(P) instruction is executed, the FEND instruction has been executed before executing the RET instruction.
oAfter the FOR instruction is executed, the FEND instruction has been executed before executing the NEXT instruction.

1) Program which uses the CJ instruction.


| Step Number | Instrution | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |  |  |
| 1 | OUT | Y20 |  |  |  |
| 2 | LD | XB |  |  |  |
| 3 | CJ | P23 |  |  |  |
| 6 | LD | X13 |  |  |  |
| 7 | OUT | Y30 |  |  |  |
| 8 | LD | X14 |  |  |  |
| 9 | OUT | Y31 |  |  |  |
| 10 | FEND |  |  |  |  |
| 11 | P23 |  |  |  |  |
| 12 | LD | X1 |  |  |  |
| 13 | OUT | Y22 |  |  |  |
| 14 | END |  |  |  |  |

### 5.10.2 Sequence program termination (END)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H |


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{0}{\omega} \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | 2 | V | K | H | P | 1 | N |  |  |  |  | M90012 | M9010 | M9011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |



Functions
(1) This instruction indicates the end of program. At this step, the scan returns to step 0.

(2) The END instruction cannot be used midway through the sequence program or subsequence program. If END processing is necessary halfway through the program, use the FEND instruction.
(3) Use the END and FEND instructions in the sequence program, subroutine program, interrupt program, and subsequence program as shown below.


Grammatical Errors
In the following cases, grammatical error occurs and the PC stops its operation.

1) Jump has been made to a step below the END instruction by the CJ, SCJ, or JMP instruction.
2) The subroutine program or interrupt program located below the END instruction has been executed.

### 5.11 Other Instructions

5.11.1 Sequence program stop (STOP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | A1N | A2N | A3N | A3H |


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\ddot{0}} \\ & 0 \\ & \stackrel{0}{\vec{n}} \end{aligned}$ |  | 婜思 <br> M9012 | $\begin{aligned} & \text { 은 ס } \\ & \text { 푺 } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | V | K | H | P | I | N |  |  |  |  |  | M9010 | M9011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |



## Functions

(1) When the stop input turns on, resets the outputs $Y$ and stops the operation of PC. (The same function as when the RUN key switch is moved to the STOP position)
(2) When the STOP instruction is executed, B8 of the special register D9015 is set to 1 .

(3) To resume the operation of PC after the execution of STOP instruction, move the RUN key switch from the RUN to the STOP position and then move it to the RUN position again.
(4) Even if the RESET switch is moved to the "LATCH CLEAR" position when the STOP instruction has been executed, latch clear is not executed. To execute the latch clear, move the RUN key switch to the STOP position and then move the RESET switch to the "LATCH CLEAR" position.
(5) Do not provide the STOP instruction in the interrupt program, subroutine program, and FOR/NEXT.

## Program Examples

1) Program which stops the PC when $X 8$ turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X8 |  |  |  |
| 1 | STOP |  |  |  |  |
| 2 | LD | XA |  |  |  |
| 3 | OUT | Y13 |  |  |  |
| 4 | LD | XB |  |  |  |
| 5 | OUT | Y23 |  |  |  |
|  |  |  |  |  |  |

## 5．11．2 No operation（NOP）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H |


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { X } \\ & \text { O} \\ & \text { E } \end{aligned}$ | $\begin{array}{\|l} \text { 芒䍐 } \\ \text { U心 } \\ \hline \text { M9012 } \end{array}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| x | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | 1 | N |  |  |  |  |  | M9010 | M9011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |



## Functions

（1）This is a no operation instruction and has no effect on the previous operation．
（2）NOP is used in the following cases：
1）To provide space for debugging of sequence programs．
2）To delete an instruction without changing the number of steps．（Overwrite with NOP）
3）To delete an instruction temporarily．
Program Examples
1）Short of contact（AND，ANI）


| Step Number Coding | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X8 |  |  |  |
| 1 | AND | Y97 |  |  |  |
| 2 | ANI | Y96 |  |  |  |
| 3 | OUT | Y12 |  |  |  |
| 4 | END |  |  |  |  |


| Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number Instruction Device    <br> 0 LD X8    <br> $\mathbf{1}$ NOP     <br> 2 ANI Y96    <br> 3 OUT Y12    <br> 4 END     |  |  |  |  |  |

2) Short of contact (LD, LDI): If LD or LDI is changed to NOP, the circuit changes completely. Therefore, caution should be exercised.

$\square$


| Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number | Instruction | Device |  |  |  |
| 0 | LD | X0 |  |  |  |
| 1 | OUT | Y16 | $\cdot$ |  |  |
| 2 | NOP |  |  |  |  |
| 3 | AND | T3 |  |  |  |
| 4 | OUT | Y66 |  |  |  |
| 5 | END |  |  |  |  |

Coding

$\sqrt{3}$


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |  |  |
| 1 | OUT | Y16 |  |  |  |
| 2 | LD | Y56 |  |  |  |
| 3 | AND | T3 |  |  |  |
| 4 | OUT | Y66 |  |  |  |
| 5 | END |  |  |  |  |

Coding

$\xrightarrow$\[

\]$\longrightarrow$|  Step Number  |  Instruction  |  Device  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  LD  |  X0  |  |  |  |
| 1 |  OUT  |  Y16  |  |  |  |
| 2 |  NOP  |  |  |  |  |
| 3 |  LD  |  T3  |  |  |  |
| 4 |  OUT  |  Y66  |  |  |  |
| 5 |  END  |  |  |  |  |

## MEMO

## 6. BASIC INSTRUCTIONS

## 6. BASIC INSTRUCTIONS

The basic instructions are instructions which are capable of handling numeric data expressed in 16 bits and 32 bits, and are classified into the following instructions.

| Classification of Basic Instructions | Description | Ref. Page |
| :---: | :---: | :---: |
| Comparison operation instruction | Comparison such as $=,>$, and $<$ | $6-2$ to $6-7$ |
| Arithmetic operation instruction | Addition, subtraction, multiplication, <br> and division in BIN and BCD. | $6-8$ to $6-37$ |
| BCD $\leftrightarrow$ BIN conversion instruction | Conversion from BCD to BIN and <br> from BIN to BCD | $6-38$ to 6-44 |
| Data transfer instruction | Transfer of specified data | $6-45$ to $6-55$ |

### 6.1 Comparison Operation Instructions

(1) The comparison operation instructions make numerical magnitude comparisons (such as $=,>$, and $<$ ) between two pieces of data. They are handled as a contact, and turn on when their preceding condition holds.
(2) The application of comparison operation instruction is the same as that of the contact instruction for the corresponding sequence instruction as indicated below:

- LD, LDI: LD =, LDD =
- AND, ANI: AND =, ANDD =
- OR, ORI: $O R=$, ORI $=$
(3) The comparison operation instructions are available in the following 36 types:

| Classification | Instruction Symbol | Ref. Page | Classification | Instruction Symbol | Ref. Page | Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $=$ | LD $=$ | $\begin{gathered} 6-4 \\ \text { to } \\ 6-5 \end{gathered}$ | > | LD> | $\begin{gathered} 6-4 \\ \text { to } \\ 6-5 \end{gathered}$ | $<$ | $\mathrm{LD}<$ | $\begin{gathered} 6-4 \\ \text { to } \\ 6-5 \end{gathered}$ |
|  | AND $=$ |  |  | AND $>$ |  |  | AND< |  |
|  | $\mathrm{OR}=$ |  |  | OR> |  |  | OR< |  |
|  | LDD $=$ | $\begin{gathered} 6-6 \\ \text { to } \\ 6-7 \end{gathered}$ |  | LDD> | $\begin{gathered} 6-6 \\ \text { to } \\ 6-7 \end{gathered}$ |  | LDD< | $\begin{gathered} 6-6 \\ \text { to } \\ 6-7 \end{gathered}$ |
|  | ANDD $=$ |  |  | ANDD> |  |  | ANDD< |  |
|  | ORD $=$ |  |  | ORD> |  |  | ORD< |  |
| $\neq$ | LD<> | $\begin{gathered} 6-4 \\ \text { to } \\ 6-5 \end{gathered}$ | $\leqq$ | $\mathrm{LD}<=$ | $\begin{gathered} 6-4 \\ \text { to } \\ 6-5 \end{gathered}$ | $\geqq$ | LD $>=$ | $\begin{gathered} 6-4 \\ \text { to } \\ 6-5 \end{gathered}$ |
|  | AND $<>$ |  |  | AND $<=$ |  |  | AND $>=$ |  |
|  | OR<> |  |  | $\mathrm{OR}<=$ |  |  | OR $>=$ |  |
|  | LDD<> | $\begin{aligned} & 6-6 \\ & \text { to } \\ & 6-7 \end{aligned}$ |  | LDD<= | $\begin{gathered} 6-6 \\ \text { to } \\ 6-7 \end{gathered}$ |  | LDD $>=$ | $\begin{aligned} & 6-6 \\ & \text { to } \\ & 6-7 \end{aligned}$ |
|  | ANDD $<>$ |  |  | ANDD $<=$ |  |  | ANDD $>=$ |  |
|  | ORD<> |  |  | ORD<= |  |  | ORD $>=$ |  |

(4) The conditions, by which the comparison operation instructions turn on, are as shown below.

|  | 99 | 100 | 101 | 102 |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Dn}=\mathrm{K} 100$ | OFF | ON |  | OFF |
| Dn $=$ K100 | ON | OFF |  | ON |
| Dn>K100 | OFF |  |  | ON |
| Dn§K100 | ON |  |  | OFF |
| $\mathrm{D}_{\mathrm{n}}<\mathrm{K} 100$ | ON | OFF |  |  |
| Dn $\geqq$ K100 | OFF |  | ON |  |

## POINT

(1) The comparison instructions make the comparison, regarding the specified data as a BIN value. For this reason, in the case of comparison made in BCD value or hexadecimal, when a numeric value ( 8 to F ) having 1 at the highest bit (B15 in a 16-bit instruction or B31 in a 32-bit instruction) is specified, the comparison is made with the numeric value regarded as the negative of the BIN value.

Example

(2) When the comparison of 32 -bit data is made, specify the numeric value using the 32 -bit instruction.

Example


Regarded as 65534 when $(-1)$ is stored into DO by $\mathbf{1 6}$-bit instruction.
6.1.1 16-bit data comparison
$1=,\langle \rangle,\rangle,<=,<,\rangle=$ )

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |



Functions
(1) Handled as a "N/O" contact and used for the comparison of 16 bits.
(2) The comparison operation result is as shown below:

| Instruction Symbol in $\square$ | Condition | Comparison Operation Result | Instruction Symbol in $\square$ | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $=$ | (s1) $=$ S2 | Continuity status | $=$ | (S1) $\#$ ( 22 | Non-Continuity status |
| <> | (S1) $\neq$ S2 |  | <> | (51) $=$ S2 |  |
| $>$ | (S1) $>$ S2 |  | $>$ | (S1) $\leqq$ S2 |  |
| $<=$ | S1 $\leqq$ S2 |  | $<=$ | (S1) $>$ (S2 |  |
| $<$ | (51) $<$ (S2) |  | $<$ | (S1) $\geqq$ ( 22 |  |
| $>=$ | (S1) $\geqq$ (S2) |  | $>=$ | (S1) $<$ S2 |  |

## Execution Conditions

The execution conditions of LD $\square$, AND $\square$, and OR $\square$ are as indicated below.

| Instruction | Execution Condition |
| :---: | :---: |
| LD $\square$ | Executed per scan. |
| AND $\square$ | Executed only when the preceding contact |
| instruction is on. |  |
| OR $\square$ | Executed per scan. |

## REMARKS

The number of steps is seven in the following cases:

- Index qualification has been performed.
- The digit specification of bit device is not K4.
- The head number of bit device is not a multiple of 8 .

A multiple of 16 when the A3HCPU is used.

1) Program which compares the data of $X 0$ to $F$ and the data $f(D 3$.

| $=$ | K4X0 | D3 |
| :---: | :---: | :---: |$\quad$| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD $=$ | K4X0 | $D 3$ |  |  |
| 5 | $O U T$ | $Y 33$ |  |  |  |
| 6 | END |  |  |  |  |

2) Program which compares the $B C D$ value 100 and the data of D3.

3) Program which compares the BIN value 100 and the data of D3.

4) Program which compares the data of DO and that of D3.


6．1．2 32－bit data comparison

$$
\mathrm{D}=, \mathrm{D}<>, \mathrm{D}>, \mathrm{D}<=, \mathrm{D}<, \mathrm{D}\rangle=)
$$

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 32 bits | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|l} \text { 長 } \\ \text { 空 } \\ \text { 总 } \\ \text { 营 } \end{array}$ |  |  | $\begin{aligned} & \text { X } \\ & \text { 荷 } \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
|  | X | $\mathbf{Y}$ | M | L | S | B | F | $T$ | C | D | W | R | A0 | A1 | 2 | V | K | H | P | 1 | N |  |  |  |  |  | M9010 | M9011 |
| （51） | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  |  |  | K1 | 11 |  | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |
| S2） | 0 | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  |  |  | $\begin{aligned} & \text { to } \\ & \text { K8 } \end{aligned}$ |  |  | O |  |  |  |



## Functions

（1）Handled as a＂N／O＂contact and used for the comparison of 32 bits．
（2）The comparison operation result is as shown below：

| Instruction Symbol in $\square$ | Condition | Comparison Operation Result | Instruction Symbol in $\square$ | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}=$ | （S1）$=$ S2 | Continuity status | $\mathrm{D}=$ | （S1）$\neq$（S2） | Non－Continuity status |
| D＜＞ | （S1）$\neq$（S2） |  | D＜＞ | S1）$=$ S2 |  |
| D＞ | （S1）$>$ S2 |  | D＞ | S1）$\leqq$（S2） |  |
| $\mathrm{D}<=$ | （S1）$\leqq$（52） |  | $\mathrm{D}<=$ | （S1）$>$（S2） |  |
| $\mathrm{D}<$ | （S1）$<$（S2 |  | $\mathrm{D}<$ | （S1）$\geqq$（S2） |  |
| $\mathrm{D}>=$ | （S1）$\geqq$（S2 |  | $\mathrm{D}>=$ | （S1）$<$（S2） |  |

## Execution Conditions

The execution conditions of LD $\square$, AND $\square$ ，and OR $\square$ are as indicated below．

| Instruction | Execution Condition |
| :---: | :---: |
| LD $\square$ | Executed per scan． |
| AND $\square$ | Executed only when the preceding contact |
| instruction is on． |  |
| OR $\square$ | Executed per scan． |

Program Examples

1) Program which compares the data of $X 0$ to $1 F$ and the data of D3 and D4.

| $D=$ | K8X0 | D 3 |
| :---: | :---: | :---: |$\quad$| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LDD $=$ | K8X0 | $D 3$ |  |  |
| 11 | OUT | Y33 |  |  |  |
| 12 | END |  |  |  |  |

2) Program which compares the BCD value 18000 and the data of D3 and D4

3) Program which compares the BIN value -80000 and the data of D3 and D4.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | M3 |  |  |  |
| 1 | LDD $>$ | K-80000 | D3 |  |  |
| 12 | OR | M8 |  |  |  |
| 13 | ANB |  |  |  |  |
| 14 | OUT | Y33 |  |  |  |
| 15 | END |  |  |  |  |

4) Program which compares the data of D1 and D0 and that of D3 and D4.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | M3 |  |  |  |
| 1 | AND | M8 |  |  |  |
| 2 | ORD $<=$ | D0 | D3 |  |  |
| 13 | OUT | Y33 |  |  |  |
| 14 | END |  |  |  |  |

- 


### 6.2 Arithmetic Operation Instructions

The arithmetic operation instructions are instructions which perform the addition, subtraction, multiplication, and division of two BIN data or BCD data. The arithmetic operation instructions are available in the following 56 types.

| Classification | BIN |  | BCD |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Instruction Symbol | Ref. Page | Instruction Symbol | Ref. Page |
| $+$ | + | 6-10 to 6-12 | B+ | 6-22 to 6-24 |
|  | +P | 6-10 to 6-12 | B+P | 6-22 to 6-24 |
|  | D+ | 6-13 to 6-15 | DB+ | 6-25 to 6-27 |
|  | D+P | 6-13 to 6-15 | DB+P | 6-25 to 6-27 |
| - | - | 6-10 to 6-12 | B- | 6-22 to 6-24 |
|  | -P | 6-10 to 6-12 | B-P | 6-22 to 6-24 |
|  | D- | 6-13 to 6-15 | DB- | 6-25 to 6-27 |
|  | D-P | 6-13 to 6-15 | DB-P | 6-25 to 6-27 |
| * | * | 6-16 to 6-18 | B* | 6-28 to 6-30 |
|  | *P | 6-16 to 6-18 | B*P | 6-28 to 6-30 |
|  | D* | 6-19 to 6-21 | DB* | 6-31 to 6-33 |
|  | D*P | 6-19 to 6-21 | DB*P | 6-31 to 6-33 |
| 1 | 1 | 6-16 to 6-18 | B/ | 6-28 to 6-30 |
|  | 1 P | 6-16 to 6-18 | B/P | 6-28 to 6-30 |
|  | D/ | 6-19 to 6-21 | DB/ | 6-31 to 6-33 |
|  | D/P | 6-19 to 6-21 | DB/P | 6-31 to 6-33 |
| +1 | INC | 6-34 to 6-35 |  |  |
|  | INCP | 6-34 to 6-35 |  |  |
|  | DINC | 6-36 to 6-37 |  |  |
|  | DINCP | 6-36 to 6-37 |  |  |
| -1 | DEC | 6-34 to 6-35 |  |  |
|  | DECP | 6-34 to 6-35 |  |  |
|  | DDEC | 6-36 to 6-37 |  |  |
|  | DDECP | 6-36 to 6-37 |  |  |

## Arithmetic operation with BIN (Binary)

- If the operation result of an addition instruction exceeds 32767 (2147483647 in the case of a 32-bit instruction), the result becomes a negative value.
- If the operation result of a subtraction instruction is less than 32768 ( -2147483648 in the case of a 32-bit instruction), the result becomes a positive value.
- The operation of a positive value and a negative value is as follows:

$$
\begin{aligned}
& 5 \times 8 \rightarrow \\
& 5-8 \rightarrow \\
& 5 \times 3 \\
& 5 \times 3 \rightarrow \\
&-5 \times 3 \rightarrow-15 \\
&-5 \times(-3) \rightarrow 15 \\
&-5 \div 3 \rightarrow-1 \text { and remainder }-2 \\
& 5 \div(-3) \rightarrow-1 \text { and remainder } 2 \\
&-5 \div(-3) \rightarrow \\
&-1 \text { and remainder }-2
\end{aligned}
$$

## Arithmetic operation with BCD

- If the operation result of an addition instruction has exceeded 9999 (99999999 in the case of a 32-bit instruction), carry is ignored.

- When the subtrahend is less than the minuend in the subtraction instruction, the following occurs.



## 6．2．1 BIN 16－bit addition，subtraction

$$
(+,+\mathbf{P},-,-P)
$$

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { ج } \\ & \text { O} \\ & \underline{\underline{0}} \end{aligned}$ |  | 产䒾罧 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  | $\mathbf{X}$ | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | 2 | V | K | H | P． | I |  |  |  |  |  |  | M9010 | M9011 |
| （S） | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | K1 |  | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |
| （D） |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  | 5 |  |  |  |  |  |
| （S1） | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | to |  |  |  |  |  |  |
| （s2） | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | K4 | 7 |  |  |  |  |  |
| （D1） |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |



## Functions

（1）Performs the addition of BIN data specified at（D）and the BIN data specified at（S），and stores the addition result into the device specified at（D）．
（D）
$\qquad$
（S）

（D）

（2）Performs the addition of BIN data specified at S1 and the BIN data specified at S2，and stores the addition result into the device specified at（D1）．

(3) At (S), S1, S2 and (D), -32768 to 32767 (BIN 16 bits) can be specified.
(4) The judgement of whether the datas of (S), (S1), (S2) and (D) are positive or negative is made at the highest bit (B15).
$0 \cdots \cdot$ Positive
1 ...... Negative
(5) When the Othe bit has underflown, the carry flag does not turn on.
When the 15the bit has overflown, the carry flag does not turn on.

## $-$

(1) Performs the subtraction of BIN data specified at (D) and the BIN data specified at (S), and stores the subtraction result into the device specified at (D).

(2) Performs the subtraction of BIN data specified at S1 and the BIN data specified at S2, and stores the subtraction result into the device specified at D1.

(3) At (S), S1), S2 and (D), -32768 to 32767 (BIN 16 bits) can be specified.
(4) The judgement of whether the dates of (S), S1, S2 and (D) are positive or negative is made at the highest bit (B15).
$0 \cdots \cdots$ Positive
$1 \cdots \cdots$ Negative
(5) When the 0th bit has underflown, the carry flag does not turn on.
When the 15th bit has overflown, the carry flag does not turn on.

## Execution Conditions

Addition/subtraction command


## Program Examples



Program which adds the content of A0 to the content of D3 and outputs the result to Y 38 to 3 F when X 5 turns on.

$-$
Program which outputs the difference between the set value and present value of timer T 3 to Y 40 to 4 F in BCD.


6．2．2 BIN 32－bit addition，subtraction
（ $\mathrm{D}+, \mathrm{D}+\mathrm{P}, \mathrm{D}-\mathrm{D}-\mathrm{P}$ ）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 32 bits | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 㐅 } \\ & \text { © } \\ & \underline{\underline{E}} \end{aligned}$ |  | 京罗罧 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \end{array}$ |  |  |  |  |  |  |  |
|  | X | Y | M | $L$ | S | B | F | T | C | D | W | R | AO | A1 | Z | v | K | H | P | 1 |  |  |  |  |  |  | M 6010 | M9011 |
| （S） | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |
| （D） |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  |  | K1 |  |  |  |  |  |  |
| （S1） | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  |  |  | to |  | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |
| （52） | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  |  |  | K8 | 11 |  |  |  |  |  |
| （01） |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | O | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |



Functions
D＋
（1）Performs the addition of BIN data specified at（D）and the BIN data specified at（S），and stores the addition result into the device specified ad（D）．

（2）Performs the addition of BIN data specified at S1 and the BIN data specified at（S2），and stores the addition result into the device specified at（D1）．

(3) At (S), S1), (S2) and (D), -2147483648 to 2147483647 (BIN 32 bits) can be specified.
(4) The judgement of whether the datas of (S), (S1), (S2) and (D) are positive or negative is made at the highest bit (B31).
$0 \cdots \cdots$ Positive
1...... Negative
(5) When the 0th bit has underflown, the carry flag does not turn on.
When the 31th bit has overflown, the carry flag does not turn on.

## D-

(1) Performs the subtraction of BIN data specified at (D) and the BIN data specified at (S), and stores the addition result into the device specified at (D).

(2) Performs the subtraction of device specified at S1 and the device specified at $\$ 2$, and stores the result into the device specified at D1.

(3) At (S), S1), S2) and (D), -2147483648 to 2147483647 (BIN 32 bits) can be specified.
(4) The judgement of whether the datas of (S), S1, S2 and (D) are positive or negative is made at the highest bit (B31).
$0 \cdots \cdots$ Positive
1...... Negative
(5) When the 0th bit has underflown, the carry flag does not turn on.
When the 31th bit has overflown, the carry flag does not turn on.

## Execution Conditions

Addition/subtraction command


## Program Examples

## D+

Program which adds the 28 -bit data of X 10 to 2 B and the data of D9 and 10, and outputs the result to Y 30 to 4 B when X0 turns on.


D-
The following program subtracts M0 to 23 data from A1 data and stores to D10, D11 when XB is switched on.

| 0 |  |  |  |  | Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | XB |  |  |  | Step Number | Instruction | Device |  |  |  |
|  |  |  |  |  | 0 | LD | XB |  |  |  |
|  | $D-P$ | A0 | K6M0 | D10 | 1 | D-P | AO | K6M0 | D10 |  |
|  |  |  |  |  | 12 | END |  |  |  |  |

6.2.3 BIN 16-bit multiplication, division
(*, *P, I, /P)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \ddot{\%} \\ & \text { on } \\ & \text { en } \end{aligned}$ | $\begin{aligned} & \text { 증 } \\ & \underline{\square} \end{aligned}$ |  | 흔․․ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level <br> N |  |  |  |  |  |  |  |
|  | $\mathbf{X}$ | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | 2 | V | K | H | P | 1 |  |  |  |  |  |  | M9010 | M 40011 |
| (51) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ |  |  |  | K1 |  |  |  |  |  |  |
| (S2) | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | to | 7 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |
| (D) |  | $\bigcirc$ | $\bigcirc$ | O | O | $\bigcirc$ | $\bigcirc$ | O | 0 | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  |  | K4 |  |  |  |  |  |  |



Functions
*
(1) Performs the multiplication of BIN data specified at S1 and the BIN data specified at S2, and stores the multiplication result into the device specified at (D).

(2) When (D) is a bit device, specify the bits, beginning with the lower bits.
Example
K1: Lower 4 bits ( BO to 3 )
K4: Lower 16 bits ( BO to 15)
K8: 32 bits ( $B 0$ to 31)
(3) At S1 and S2, -32768 to 32767 (BIN 16 bits) can be specified.
(4) The judgement of whether the datas of (S1), (S2), and (D) are positive or negative is made at the highest bit (B15).

## 1

(1) Performs the division of BIN data specified at (S1) and the BIN data specified at $\mathbf{S 2}$, and stores the result into the device specified at (D).

(2) In regards to the operation result, the quotient and remainder are stored by use of 32 bits in the case of word device, and only the quotient is stored by use of 16 bits in the case of bit device.

Quotient: Stored to the lower 16 bits.
Remainder: Stored to the upper 16 bits. (Storable only in the case of word device)
(3) At (S1) and (S2), -32678 to 32767 (BIN 16 bits) can be specified.
(4) The judgement of whether the dates of $(S 1),(S 2)$, and (D) are positive or negative is made at the highest bit (B15).

## Execution Conditions



Operation Errors
In the following case, operation error occurs and the error flag turns on.

- A1 or $V$ has been specified at (D).
- The divisor (S2) is 0 .


## 6. BASIC INSTRUCTIONS

## Program Examples

* 

1) Program which stores the multiplication result of 5678 and 1234 in BIN to D3 and 4 when X5 turns on.

2) Program which outputs the multiplication result of the BIN data of $X 8$ to $F$ and the BIN data of $X 10$ to $1 B$ to $Y 30$ to $3 F$.

| M9038 |  |  |  |  | Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Step Number | Instuction | Device |  |  |  |
|  |  |  |  |  | 0 | LD | M9038 |  |  |  |
| $0 \rightarrow$ | * | K2X8 | K3X10 | K4Y30 | 1 | * | K2X8 | K3X10 | K4Y30 |  |
|  |  |  |  |  | 8 | END |  |  |  |  |

1
Program which outputs the quotient, obtained by dividing the data of $X 8$ to $F$ by 3.14 , to Y 30 to 3 F when X 3 turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X3 |  |  |  |
| 1 | KP | K2X8 | K100 | D0 |  |
| 8 | $/ P$ | D0 | K314 | K4Y30 |  |
| 15 | END |  |  |  |  |

### 6.2.4 BIN 32-bit multiplication, division

(D*, D*P, D/, D/P)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 32 bits | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | すd¢ | $\begin{aligned} & \text { 爻 } \\ & \stackrel{\rightharpoonup}{\underline{E}} \end{aligned}$ |  | 흔쭌 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | v | K | H | P | 1 | N |  |  |  |  |  | M9010 | M9011 |
| (S1) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  |  |  | K1 |  |  |  |  |  |  |
| (S2) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  |  |  | to | 11 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |
| (D) |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  | K8 |  |  |  |  |  |  |



## Functions

D*
(1) Performs the multiplication of BIN data specified at S1 and the BIN data specified at S2, and stores the multiplication result into the device specified at (D).

(2) When (D) is a bit device, up to the lower 32 bits can be specified and the upper 32 bits cannot be specified.
Example

> K1: Lower 4 bits ( BO to 3 )
> K4: Lower 16 bits ( B 0 to 15 )
> K8: 32 bits ( BO to 31 )

When the upper 32-bit data of multiplication result is required for the bit device, store the data to the word device and then transfer the data ( $(D)+2$ ) and ( $(D)+3$ ) of word device to the specified bit device.
(3) At S1 and S2, -2147483648 to 2147483647 (BIN 32 bits) can be specified.
(4) The judgement of whether the datas of (S1), (S2), and (D) are positive or negative is made at the highest bit (B31).

D/
(1) Performs the division of BIN data specified at S1 and the BIN data specified at S2, and stores the division result into the device specified at (D).

(2) In regards to the operation result, the quotient and remainder are stored by use of 64 bits in the case of word device, and only the quotient is stored by use of lower 32 bits in the case of bit device.

Quotient: Stored to the lower 32 bits.
Remainder: Stored to the upper 32 bits. (Storable only in the case of word device)
(3) At S1 and S2, -2147483648 to 2147483647 (BIN 32 bits) can be specified.
(4) The judgement of whether the datas of (S1), (S2), and (D) are positive or negative is made at the highest bit (B31).

## Execution Conditions



Operation Errors

In the following case, operation error occurs and the error flag turns on.
$\circ$ A1, V are specified in S1, S2 and A0, A1, Z, V specified in (D) - The divisor (S2) is 0 .

## Program Examples

## D*

Program which stores the multiplication result of the BIN data of D7 and D8 and the BIN data of D18 and D19 to D1 to D4 when X5 turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X5 |  |  |  |
| 1 | D*P | D7 | D18 | D1 |  |
| 12 | END |  |  |  |  |

D/
Program which outputs a value, obtained by multiplying the data of X 8 to F by 3.14, to Y 30 to 3 F when X3 turns on.


| Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number Instruction Device    <br> 0 LD X3    <br>       <br> 1 KP K2X8 K314   <br> D0      <br> 8 D/P D0 K100   <br> D2      <br> 9 MOVP D2 K4Y30   <br>       <br> 24 END     <br>       |  |  |  |  |  |

## 6．2．5 BCD 4－digit addition，subtraction

 $(B+, B+P, B-, B-P)$| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| BCD 4 digits | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 区 } \\ & \stackrel{\rightharpoonup}{\sigma} \\ & \hline \end{aligned}$ |  | 郭思 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|l\|} \hline \text { Level } \\ \hline \mathbf{n} \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  | X | Y | M | L | s | B | F | T | c | D |  | W | R | A | A |  | z | V | K | H | P | 1 |  |  |  |  |  |  | M9010 | M9011 |
| （S） | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | 0 |  | O | 0 | $\bigcirc$ | 0 |  | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | K1 |  |  | $\bigcirc$ | O | 0 | $\bigcirc$ |
| （D） |  | 0 | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | 0 |  | $\bigcirc$ | $\bigcirc$ | 0 | 0 |  | 0 | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |
| （51） | 0 | 0 | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | 0 |  | $\bigcirc$ | $\bigcirc$ | 0 | 0 |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | $\left\{\begin{array}{l} \text { to } \\ \text { K4 } \end{array}\right.$ | 9 |  |  |  |  |  |
| （S2） | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 |  | $\bigcirc$ | 0 | $\bigcirc$ | 0 |  |  |  |  |  |  |  |  |  |  |
| （D1） |  | 0 | 0 | $\bigcirc$ | 0 | $\bigcirc$ | 0 | 0 | 0 | O |  | 0 | O | O | 0 |  | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |



Setting data

| （S） | Addend／subtrahend or <br> head device number stor－ <br> ing addend／subtrahend |
| :--- | :--- |
| （D） | Head device number stor－ <br> ing augend／minuend |
| （S1） | Augend／minuend or head <br> device number storing <br> augend／minuend |
| （S2） | Addend／subtrahend or <br> head device number stor－ <br> ing addend／subtrahend |
| （D1 | Head device number <br> which will store the op－ <br> eration result |

## B＋

（1）Performs the addition of $B C D$ data specified at（D）and the $B C D$ data specified at（S），and stores the addition result into the device specified at（D）．

（S）

（D）
$\square$
（2）Performs the addition of BCD data specified at S1 and the $B C D$ data specified at S2 ，and stores the addition result into the device specified at D1．

$+$

（D1）

| 5 | 6 | 7 | 8 |
| :--- | :--- | :--- | :--- |$+$| 1 | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- |$\Rightarrow$| 6 | 9 | 1 | 2 |
| :---: | :---: | :---: | :---: |

（3）At（S），S1）（S2 and（D）， 0 to 9999 （BCD 4 digits）can be specified．
（4）Even if the addition result exceeds 9999，the carry flag does not turn on and the carry digit is ignored．

## B-

(1) Performs the subtraction of BCD data specified at (D) and the $B C D$ data specified at (S), and stores the subtraction result into the device specified at (D).
(D) (S)

(2) Performs the subtraction of BCD data specified at (S2) and the $B C D$ data specified at S1 , and stores the subtraction result into the device specified at (D1).

(3) At (S), (S1), S2 and (D), 0 to 9999 (BCD 4 digits) can be specified.
(4) It is required to judge whether the operation result is positive or negative by use of the program.

## Execution Conditions



## Program Examples

## B+

Program which performs the addition of BCD data 5678 and 1234 , and stores the result to D993, and at the same time outputs it to Y30 to 3 F .


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | M9036 |  |  |  |
| 1 | MOVP | H5678 | D993 |  |  |
| 6 | B+P | H1234 | D993 |  |  |
| 13 | MOVP | D993 | K4Y30 |  |  |
| 18 | END |  |  |  |  |

## B-

Program which performs subtraction of the BCD data of D3 and that of D8 and transfers the result to M16 to 31 when X1B turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X1B |  |  |  |
| 1 | B-P | D3 | D8 | K4M16 |  |
| 10 | END |  |  |  |  |

### 6.2.6 BCD 8-digit addition, subtraction (DB+, DB+P, DB-, DB-P)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| BCD 8 digits | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{0}{u} \\ & \stackrel{y}{n} \end{aligned}$ |  | $\begin{aligned} & \sum_{0}^{2} \\ & 0_{0}^{2} \\ & \hline \end{aligned}$ | 产嵒 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  |  |  |  |  |  |  |  |  |
|  | $\mathbf{x}$ | Y | M | L | s | B |  | 1 | c |  | w | R | A0 | A1 | 2 | v | K | H | P | 1 | N |  |  |  |  | ms012 | M9010 | M3011 |
| (S) | $\bigcirc$ | O | O | O | 0 | 0 |  | 0 | 0 |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  |  |  | K1 |  |  | 0 |  | O | 0 |
| (D) |  | $\bigcirc$ | 0 | 0 | 0 | 0 | O | 0 | 0 |  | $\bigcirc$ | 0 | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| (51) | 0 | 0 | $\bigcirc$ | $\bigcirc$ | 0 | 0 |  | 0 | 0 |  | 0 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | 0 | 0 |  |  |  | to |  |  |  |  |  |  |
| (S2) | 0 | 0 | $\bigcirc$ | 0 | 0 | 0 |  | O | 0 |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  |  |  | K8 | 11 |  |  |  |  |  |
| (01) |  | $\bigcirc$ | 0 | O | 0 | 0 |  | O | O |  | 0 | 0 | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |



## Functions

DB+
(1) Performs the addition of $B C D$ data specified at (D) and the $B C D$ data specified at (S), and stores the addition result into the device specified at (D).
(D) +1
(D)

$$
\text { (S) }+1
$$

(5)
(D) +1
(D)

0.
(2) Performs the addition of BCD data specified at S1 and the BCD data specified at S2, and stores the addition result into the device specified at (D1).

(3) At (S) S1), S2 and (D), 0 to 99999999 (BCD 8 digits) can be specified.
(4) Even if the addition result exceeds 99999999, the carry flag does not turn on and the carry digit is ignored.

## DB-

(1) Subtracts the BCD data specified at (S) from the BCD data specified at (D), and stores the subtraction result into the device specified at (D).

(2) Performs subtraction of the BCD data specified at S1 and the BCD data specified at $S 2$, and stores the subtraction result into the device specified at (D1).

(3) At (S), S1, S2 and (D, 0 to 99999999 (BCD 8 digits) can be specified.
(4) It is required to judge whether the operation result is positive or negative by use of the program.

## Execution Conditions

Addition/subtraction commands



Program Examples

## DB+

Program which performs the addition of BCD data 98765400 and 123456, and stores the result to D888 and D887, and at the same time, outputs it to $Y 30$ to $4 F$.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | M9036 |  |  |  |
| 1 | DMOVP | H987654000 | D887 |  |  |
| 8 | DB+P | H123456 | D887 |  |  |
| 17 | DMOVP | D887 | K8Y30 |  |  |
| 24 | END |  |  |  |  |

### 6.2.7 BCD 4-digit multiplication, division

 ( $B *, B * P, B /, B / P$ )| Processing Unit | Applicable CPU |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| BCD 4 digits | A1N | A2N | A3N | A3H |




## Functions

## B*

(1) Performs the multiplication of BCD data of device specified at (S1) and the BCD data of device specified at (S2), and stores the result into the device specified at (D).

(2) At S1 and S2), 0 to 9999 (BCD 4 digits) can be specified.

## B/

(1) Performs devision of the BCD data specified at S1 and the BCD data specified at (S2), and stores the division result into the device specified at (D).

(2) In regards to the operation result, the quotient and remainder are stored by use of 32 bits.

Quotient (BCD 4 digits): Stored to the lower 16 bits. Remainder (BCD 4 digits): Stored to the upper 16 bits.
(3) (D) will not store the remainder of the dividion result if it is a bit device.

## 6. BASIC INSTRUCTIONS

## Execution Conditions



Operation Errors

Program Examples
In the following cases, operation error occurs and the error flag turns on.

- A value other than 0 to 9 exists in any digit of (S1). S2.
- The divisor S2 is 0 .


## B*

Program which performs multiplication of the BCD data of $X 0$ to $F$ and BCD data of D8, and stores the result into A0 and A1 when X1B turns on.


B/
Program which performs the division of BCD data 5678 and 1234, and stores the result to D502 and 503, and at the same time, outputs the quotient to Y 30 to 3 F .


| Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number Instruction Device    <br> 0 LD M9036    <br> 1 B/P H5678 H1234 D502  <br> 10 MOVP D502 K4Y30   <br>       <br> 15 END     <br>       |  |  |  |  |  |



### 6.2.8 BCD 8-digit multiplication, division (DB*, DB*P, DB/, DB/P)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| BCD 8 digits | A1N | A2N | A3N | A3H |




## Functions

DB*
(1) Performs multiplication of the BCD data specified at (S1 and the BCD data specified at $\overline{S 2}$, and stores the multiplication result into the device specified at (D).

(2) If (D) is a bit device, the 8 lower digits ( 32 lower bits) of the multiplication result may only be specified.
K1 1 lower digit ( B 0 to 3), K4 4 lower digits ( B 0 to 15), K8 8 lower digits ( BO to 31)
(3) At S1 and S2, 0 to 99999999 (BCD 8 digits) can be specified.

## DB/

(1) Performs division of the BCD data specified at S1 and the $B C D$ data specified at S2, and stores the division result into the device specified at (D).

(2) In regards to the operation result, the quotient and remainder are stored by use of 64 bits.
Quotient (BCD 8 digits): Stored to the lower 32 bits. Remainder (BCD 8 digits): Stored to the upper 32 bits.
(3) (D) will not store the remainder of the division result if it is a bit device.

## Execution Conditions



## Operation Errors

In the following cases, operation error occurs and the error flag turns on.

- A value other than 0 to 9 exists in any digit of S1, S2.
$\circ$ The divisor $\mathbf{S 2}$ is 0 .

DB*
Program which performs multiplication of the BCD data 68347125 and 573682, and stores the result to D505 to 502, and at the same time, outputs the upper 8 digits to Y 30 to 4 F .

|  |  |  |  | Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Step Number | Instruction | Device |  |  |  |
|  | -1-DB*P | 125 H57 | D502 | 0 | LD | M9036 |  |  |  |
|  |  |  |  | 1 | DB*P | H68877125 | H573682 | D502 |  |
|  | DMOVP | D504 | K8Y30 | 12 | DMOVP | D504 | K8Y30 |  |  |
|  |  |  |  | 19 | END |  |  |  |  |



## DB/

Program which performs division of the BCD data of X20 to 3F and the BCD data of D8 and 9, and stores the result to D765 to 768 when X1B turns on.


## 6．2．9 16－bit BIN data increment，decrement （INC，INCP，DEC，DECP）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |


|  |  |  |  |  |  |  |  |  |  | vaila | ble | Dev |  |  |  |  |  |  |  |  |  | ． | 穻 | $\begin{aligned} & \text { \# } \\ & \text { 易 } \\ & \text { 心 } \end{aligned}$ | ¢ | $\begin{aligned} & \text { 喜思 } \\ & \text { 心 } \end{aligned}$ | 㝒品 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level | 考 | $\stackrel{0}{5}$ |  |  |  |  |  |
|  | X | Y | M | $L$ | S | B | F | T | C | D | w | R | AO | A1 | z | V | K | H | P | I | N | 喜 | $\underline{ }$ |  |  | M9012 | M9010 | M9011 |
| （D） |  | $\bigcirc$ | O | 0 | 0 | 0 | $\bigcirc$ | O | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  | K1 K1 K4 K | 3 | $\bigcirc$ | 0 |  | O | $\bigcirc$ |



## Functions

INC
（1）Performs the addition of 1 to the device（16－bit data）specified at（D）．
（D）

| B15 $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots$ |
| :---: |

（D）

（2）If INC or INCP is executed when the content of device specified at（D）is $32767,-32768$ is stored into the device specified at（D）．

## DEC

（1）Performs the subtraction of 1 from the device（16－bit data） specified at（D）．
（D）


（2）If DEC or DECP is executed when the content of device specified at（D）is $0,-1$ is stored into the device specified at（D）．

## Execution Conditions



INC
Program which outputs the present value of counters C 0 to C 20 in BCD to $Y 30$ to $3 F$ each time $X 8$ turns on.
(When the present value $<9999$ )


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X8 |  |  |  |
| 1 | BCDP | C0Z | K4Y30 |  |  |
| 6 | INCP | $Z$ |  |  |  |
| 9 | LD $=$ | K21 | $Z$ |  |  |
| 14 | OR | X7 |  |  |  |
| 15 | RST | $Z$ |  |  |  |
| 18 | END |  |  |  |  |

DEC
Down counter program.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X7 |  |  |  |
| 1 | MOVP | K100 | D8 |  |  |
| 6 | LD | X8 |  |  |  |
| 7 | ANI | M38 |  |  |  |
| 8 | DECP | D8 |  |  |  |
| 11 | LD $=$ | K0 | D8 |  |  |
| 16 | OUT | M38 |  |  |  |
| 17 | END |  |  |  |  |

6．2．10 32－bit BIN data increment，decrement （DINC，DINCP，DDEC，DDECP）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 32 bits | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\ddot{0}} \\ & \stackrel{\rightharpoonup}{3} \\ & \dot{\omega} \end{aligned}$ | $\begin{aligned} & \text { 㐅⿸厂⿱二⿺卜丿口 } \\ & \text {. } \end{aligned}$ |  | 产蜀 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  | Constant | Pointer |  | Level |  |  |  |  |  |  |  |
|  | $\mathbf{x}$ | Y | M | 1 | s | B | F | T | C | D | w |  | 2 | H | P | 1 | N |  |  |  |  |  | M 2010 | mpon |
| （D） |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O |  |  |  |  |  |  | K1 | 3 | 0 | 0 |  | $\bigcirc$ | 0 |



## Functions

DINC
（1）Performs the addition of 1 to the device（32－bit data）specified at（D）．
（D）+1
（D）
（D）+1
（D）

（2）If DINC or DINCP is executed when the content of device specified at（D）is $2147483647,-2147483648$ is stored into the device specified at（D）．

## DDEC

（1）Performs the subtraction of 1 from the device（32－bit data） specified at（D）．
（D）+1
（D）
（D）+1
（D）

| B31 $\cdots \cdots \cdots$ B16 B15 $\cdots \cdots \cdots \cdots$ B0 |
| :---: |
| 73500 （BIN） |$\Rightarrow$| B31 $\cdots \cdots \cdots \cdots$ B16 B15 $\cdots \cdots \cdots \cdots$ B0 |
| :---: |
| 73499 （BIN） |

（2）If DDEC or DDECP is executed when the content of device specified at（D）is $0,-1$ is stored into the device specified at（D）．

Execution Conditions


Program Examples

DINC

1) Program which adds 1 to the data of $D 0$ and 1 when $X 0$ turns on.

2) Program which adds 1 to the data of $X 10$ to 27 and stores the result to D3 and 4 when X0 turns on.


## DDEC

1) Program which subtracts 1 from the data of $D 0$ and 1 when $X 0$ turns on.

2) Program which subtracts 1 from the data of $X 10$ to 27 and stores the result to D3 and 4 when X0 turns on.


## MEMO

### 6.3 BCD $\leftrightarrows$ BIN Conversion Instructions

The $\mathrm{BCD} \leftrightarrow \mathrm{BIN}$ conversion instructions are instructions which convert BCD data to BIN data and BIN data to BCD data.

| Classification | Instruction <br> Symbol | Ref. Page | Classification | Instruction <br> Symbol | Ref. Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BCD | BCD | $6-39$ to $6-41$ |  | BIN | $6-42$ to $6-44$ |
|  | BCDP | $6-39$ to $6-41$ | BIN | BINP | $6-42$ to $6-44$ |
|  | DBCD | $6-39$ to $6-41$ |  | DBIN | $6-42$ to $6-44$ |
|  | DBCDP | $6-39$ to $6-41$ |  | DBINP | $6-42$ to $6-44$ |

Numeric values usable for the BCD $\hookrightarrow$ BIN conversion instructions are as follows:

BCD, BCDP, BIN, BINP: 0 to 9999
DBCD, DBCDP, DBIN, DBINP: 0 to 99999999

6．3．1 BIN data $\rightarrow$ BCD 4－，8－digit conversion （BCD，BCDP，DBCD，DBCDP）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $16 / 32$ bits | A1N | A2N | A3N | A3H |


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\mathbf{0}} \\ & \stackrel{\rightharpoonup}{\omega} \\ & \stackrel{y}{\omega} \end{aligned}$ | 杀 |  | 产蜀 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  | Constant | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  |  | X | Y | M | L | S | B | F | T | c | D | W |  |  |  |  | P | 1 |  |  |  |  |  |  | M8000 | MSOC1 |
| BCD | （5） | 0 | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ | O |  |  |  |  |  |  |  | K1 |  |  |  |  |  |  |
| － | （D） |  | 0 | 0 | $\bigcirc$ | $\bigcirc$ | 0 | 0 | $\bigcirc$ | 0 | O | 0 |  |  |  |  |  |  |  | K4 | 5 | － |  |  |  |  |
|  | （S） | 0 | 0 | $\bigcirc$ | 0 | O | O | O | O | O | O | 0 |  |  |  |  |  |  |  | K1 |  |  | － |  | O | 0 |
|  | （D） |  | 0 | 0 | $\bigcirc$ | O | O | $\bigcirc$ | O | O | O | O |  |  |  |  |  |  |  | $\begin{aligned} & \text { to } \\ & \text { k8 } \end{aligned}$ | 9 |  |  |  |  |  |



Functions
BCD
Converts BIN data（0 to 9999）of the device specified at（S）into BCD and transfers the result to the device specified at（D）．


## DBCD

Converts BIN data (0 to 99999999) of the device specified at (S) into BCD and transfers the result to the device specified at (D).


## Execution Conditions



## Operation Errors

In the following case, operation error occurs and the error flag turns on.

- When BCD instruction is used

The data of source (\$) is outside the limits of 0 to 9999.
o When DBCD instruction is used
The data of source (S) is outside the range of 0 to 99999999.

BCD
Program which outputs the present value of C 4 from the Y 20 to 2 F to the BCD indicator.


## DBCD

Program which outputs the present value of timer, of which set value exceeds 9999, to the Y1C to 2 F .


7-element indicator


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X3 |  |  |  |
| 1 | OUT | T5 | K18000 |  |  |
| 2 | LD | M9036 |  |  |  |
| 3 | DBCDP | T5 | K5Y1C |  |  |
| 12 | END |  |  |  |  |

### 6.3.2 BCD 4-, 8-digit $\rightarrow$ BIN data conversion (BIN, BINP, DBIN, DBINP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $16 / 32$ bits | A1N | A2N | A3N | A3H |


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\mathbf{0}} \\ & \stackrel{\rightharpoonup}{\vec{n}} \end{aligned}$ | $\begin{aligned} & \times \\ & \stackrel{\times}{\mathbf{E}} \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level <br> N |  |  |  |  |  |  |  |
|  |  | $\mathbf{X}$ | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | V | K | H | P | 1 |  |  |  |  |  |  | M50010 | M9011 |
| BID | (S) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  | $\begin{aligned} & \text { K1 } \\ & \text { to } \\ & \text { K4 } \end{aligned}$ | 5 | $\bigcirc$ | $\bigcirc$ |  | 0 | $\bigcirc$ |
|  | (D) |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O |  |  |  |  |  |  |  |  |  |  |  |  |
| DBIN | (S) | 0 | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  |  | $\begin{aligned} & \text { K1 } \\ & \text { to } \\ & \text { K8 } \end{aligned}$ | 9 |  |  |  |  |  |
|  | (D) |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |



## Functions

BIN
Converts BCD data (0 to 9999) of device specified at (S) into BIN and transfers the result to the device specified at (D).



## DBIN

Converts BCD data ( $p$ to 99999999 ) of device specified at (S) into BIN and transfers the result to the device specified at (D).
(D) side BIN 99999999
(s) +1
 10011100111000111001110011100111000111001

(D) +1

(S)
(D)

Always set to 0 .

## Execution Conditions



Operation Error
In the following case, operation error occurs and the error flag turns on.

- Each digit of source ( $\$$ ) is outside the range of 0 to 9 .

Program Examples
BIN
Program which converts the BCD data of X 10 to 1 B into BIN and stores the result into D8 when X 8 turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X8 |  |  |  |
| 1 | BINP | K3X10 | D8 |  |  |
| 6 | END |  |  |  |  |

## DBIN

Program which converts the BCD data of X10 to 23 into BIN and stores the result into D14 and 15 when X0 turns on.


MEMO

### 6.4 Data Transfer Instructions

The data transfer instructions are instructions which perform data transfer, interchanging data, the negative (reverse) data transfer, etc.

| Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: |
| Transfer | MOV | 6-46 to 6-47 |
|  | MOVP | 6-46 to 6-47 |
|  | DMOV | 6-46 to 6-47 |
|  | DMOVP | 6-46 to 6-47 |
| Negative transfer | CML | 6-48 to 6-50 |
|  | CMLP | 6-48 to 6-50 |
|  | DCML | 6-48 to 6-50 |
|  | DCMLP | 6-48 to 6-50 |
| Block transfer | BMOV | 6-51 to 6-53 |
|  | BMOVP | 6-51 to 6-53 |
| Same data block transfer | FMOV | 6-51 to 6-53 |
|  | FMOVP | 6-51 to 6-53 |
| Interchange | XCH | 6-54 to 6-55 |
|  | XCHP | 6-54 to 6-55 |
|  | DXCH | 6-54 to 6-55 |
|  | DXCHP | 6-54 to 6-55 |

## POINT

The data moved by the data transfer instruction (transfer, interchanging, negative transfer, block transfer, block transfer of the same data) is retained until new data is transferred. Therefore, even if the execution command of each instruction turns off, the data does not change.

## 6．4．1 16－，32－bit data transfer （MOV，MOVP，DMOV，DMOVP）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $12 / 32$ bits | A1N | A2N | A3N | A3H |


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 苟 } \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ | $\begin{aligned} & \text { 区 } \\ & \stackrel{\rightharpoonup}{t} \end{aligned}$ |  | 咅思 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|l\|} \text { Levele } \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  |  | $\mathbf{x}$ | Y | M | L | s | B | F | T | c | D | w | R | AO | A1 | $z$ | v | K | H | P | 1 |  |  |  |  |  |  | M5010 | m8011 |
| MOV | （S） | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | K1 |  | O | O |  | O | $\bigcirc$ |
|  | （D） |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | 0 | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  | K4 | 5 |  |  |  |  |  |
| dmov | （S） | 0 | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | 0 | 0 | O | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ | O |  |  |  | K1 |  |  |  |  |  |  |
|  | （D） |  | O | $\bigcirc$ | $\bigcirc$ | O | 0 | O | O | 0 | O | O | O | O |  | $\bigcirc$ |  |  |  |  |  |  |  | 7 |  |  |  |  |  |



Functions

MOV
Transfers the 16－bit data of the device specified at（S）to the device specified at（D）．

Before transfer

After transfer
（S）

（D） $\square$

## DMOV

Transfers the 32－bit data of the device specified at（S）to the device specified at（D）．

Before transfer

After transfer


Transfer
（D）


## Execution Conditions



Programs Examples
MOV

1) Program which stores the data of inputs $X 0$ to $B$ into $D 8$.

| MOVP | K3X0 | D8 |
| :---: | :---: | :---: | :---: |$\quad$| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | M9036 |  |  |  |
| 1 | MOVP | K3X0 | D8 |  |  |
| 6 | END |  |  |  |  |

2) Program which stores 155 into $D 8$ as a binary value when $X 8$ turns on.

| MOVP | K155 | D8 |
| :---: | :---: | :---: | :---: |
| 0 |  |  |



## DMOV

1) Program which stores the data of A0 and A1 into D0 and D1.

2) Program which stores the data of $X 0$ to $1 F$ into D0 and D1.


### 6.4.2 16-, 32-bit data negation transfer

 (CML, CMLP, DCML, DCMLP)| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $16 / 32$ bits | A1N | A2N | A3N | A3H |


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { \# } \\ & \stackrel{\circ}{\circ} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ |  |  | 흔․․ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  |  | $\mathbf{X}$ | Y | M | L | $\mathbf{S}$ | B | F | T | C | D | W | R | A0 | A1 | z | v | K | H | P | I |  |  |  |  |  |  | M 90010 | MS011 |
| CML | (S) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ |  |  |  | K1 |  |  |  |  |  |  |
|  | (D) |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  | $\begin{gathered} \text { to } \\ \text { K4 } \end{gathered}$ | 5 |  |  |  |  |  |
| M | (S) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ | O |  |  |  | K1 |  |  | - |  | O | O |
|  | (D) |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  |  | $\begin{gathered} \text { to } \\ \text { K8 } \end{gathered}$ | 7 |  |  |  |  |  |



## Functions

CML
Reverses the 16-bit data of (S) per bit and transfers the result to (D).

Before execution

After execution


(D) | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## DCML

Reverses the 32-bit data of (S) per bit and transfers the result to (D).

Before execution

$$
\text { (S) }+1
$$

(5)

(D) +1
(S) +1

After execution
(D)

| 0 | $\mathbf{1}$ | 0 | 0 | $S$ | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 5 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Execution Conditions



Program Examples
CML

1) Program which reverses the data of $X 0$ to $F$ and transfers the result to DO.

2) Program which reverses the data of M16 to 31 and transfers the result to the Y 40 to 4 F .

3) Program which reverses the data of D0 and stores the result to D16 when X3 turns on.


## DCML

1) Program which reverses the data of $X 0$ to $1 F$ and transfers the result to DO and 1.

| M9038 |
| :---: | :---: | :---: | :---: |

2) Program which reverses the data of M16 to 35 and transfers the result to the Y40 to 53.

3) Program which reverses the data of DO and 1 and stores the result to D16 and 17 when X3 turns on.


### 6.4.3 16-bit data block transfer

 (BMOV, BMOVP, FMOV, FMOVP)| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |




Functions
BMOV
Transfers the content of " $n$ " points, which begin with the device specified at (S), in blocks to " $n$ " points which begin with the device specified at (D).


When the same devices have been specified, the transfer to the devices with the lower numbers is made in order of lower device numbers, and the transfer to the devices with the higher numbers is made in order of higher devices numbers.
The number of (S) and (D) digits must be equal when both (S) and (D) are bit devices.

## FMOV

Transfers the content of device specified at (S) in blocks to " n " points which begin with the device specified at (D).


## Execution Conditions



## Operation Error

In the following case, operation error occurs and the error flag turns on.

- The transfer range exceeds the corresponding device range.

Program Examples

BMOV
Program which outputs the data of the lower 4 bits of D66 to 69 to the $Y 30$ to $3 F$ in units of 4 points.


## FMOV

Program which outputs the data of the lower 4 bits of D0 to Y10 to 23 in units of 4 points when XA turns on.


## 6．4．4 16－，32－bit data exchange （XCH，XCHP，DXCH，DXCHP）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $16 / 32$ bits | A1N | A2N | A3N | A3H |


|  |  |  |  |  |  |  |  |  |  | vaila | be | Dev |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | dev |  |  |  |  |  | Wor | （ | 6－bit | de | vice |  |  | Cons |  | Poin |  | Level | \％ | $\stackrel{\square}{5}$ | 臨 | $\stackrel{\text { 㐅}}{\stackrel{\rightharpoonup}{c}}$ |  |  |  |
|  | X | Y | M | L | s | B | F | T | c | D | w | R | A0 | A1 | $z$ | v | K | H | P |  | N | 曾 |  |  |  | Me012 | m3010 | M 2001 |
| （1） |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  | K1 | 5 |  |  |  |  |  |
| （02） |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  | K4 |  |  |  |  |  |  |
| （1） |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  |  | K1 |  | O | O |  | O | 0 |
| （02 |  | O | O | O | O | $\bigcirc$ | O | 0 | O | $\bigcirc$ | O | O | $\bigcirc$ |  | O |  |  |  |  |  |  | K8 | 7 |  |  |  |  |  |



Functions
XCH
Interchanges the 16 －bit data of（D1 and（D2）．


DXCH
Interchanges the 32－bit data of（D1）and（D2）．


## Execution Conditions



Program Examples
XCH

1) Program which interchanges the present value of $T 0$ and the content of D0 when X8 turns on.


2) Program which interchanges the content of D0 and the data of M16 to 31 when X10 turns on.


## DXCH

1) Program which interchanges the content of $D 0$ and 1 and the data of M16 to 47 when X10 turns on.

2) Program which interchanges the content of D0 and 1 with that of R9 and 10 when M0 turns on.


## 7. APPLICATION INSTRUCTIONS

Application instructions are used when special processing is required. They are classified as follows:

| Classification of Application Instructions | Description | Ref. Page |
| :---: | :---: | :---: |
| Logical operation instruction | Logical operation such as logical add and logical product | 7-2 to 7-20 |
| Rotation instruction | Rotation of specified data | 7-21 to 7-29 |
| Shift instruction | Shift of specified data | 7-30 to 7-36 |
| Data processing instruction | Data processing such as 16 -bit data search, decode, and encode | 7-37 to 7-52 |
| FIFO instruction | Read/write of FIFO table | 7-53 to 7-57 |
| Buffer memory access instruction | Read/write of buffer memory in special function module | 7-58 to 7-62 |
| Local, remote I/O station access instruction | Read/write of data in local, remote I/O station | 7-63 to 7-70 |
| Display instruction | Output of character code, indication of data on LED display | 7-71 to $7-85$ |
| Miscellaneous | Instructions which are not included in the above classification, such as WDT reset and carry flag set/reset | 7-86 to 7-96 |

### 7.1 Logical Operation Instructions

(1) The logical operation instructions are instructions which perform the logical operations such as logical add and logical product.
(2) The logical operation instructions are available in the following 26 types.

| Classification | Instruction Symbol | Ref. Page | Classification | Instruction Symbol | Ref. Page | Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logical product | WAND | 7-3 to 7-6 | ExclusiveOR | WXOR | 7-11 to 7-14 | 2's complement | NEG | 7-19 to 7-20 |
|  | WANDP | 7-3 to 7-6 |  | WXORP | $7-11$ to 7-14 |  | NEGP | 7-19 to 7-20 |
|  | DAND | 7-3 to 7-6 |  | DXOR | 7-11 to 7-14 |  |  |  |
|  | DANDP | 7-3 to 7-6 |  | DXORP | 7-11 to 7-14 |  |  |  |
| Logical add | WOR | 7.7 to 7.10 | Exclusive NOR | WXNR | 7-15 to 7-18 |  |  |  |
|  | WORP | 7-7 to 7-10 |  | WXNRP | 7-15 to 7-18 |  |  |  |
|  | DOR | $7-7$ to 7.10 |  | DXNR | 7-15 to 7-18 |  |  |  |
|  | DORP | 7-7 to 7-10 |  | DXNRP | 7-15 to 7-18 |  |  |  |

## REMARKS

The logical operation instructions perform the following processings in units of one bit.

| Classification | Processing | Operation Expression | Example |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A | B | Y |
| Logical product | Set to 1 only when both inputs $A$ and $B$ are 1 . Set to 0 otherwise. | $Y=A \cdot B$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 0 |
|  |  |  | 1 | 0 | 0 |
|  |  |  | 1 | 1 | 1 |
| Logical add | Set to 0 only when both inputs $A$ and $B$ are 0 . Set to 1 to 1 otherwise. | $Y=A+B$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 1 |
|  |  |  | 1 | 0 | 1 |
|  |  |  | 1 | 1 | 1 |
| Exclusive OR | Set to 0 when inputs $A$ and $B$ are equal. Set to 1 when they are different. | $Y=\bar{A} \cdot B+A \cdot \bar{B}$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 1 |
|  |  |  | 1 | 0 | 1 |
|  |  |  | 1 | 1 | 0 |
| Exclusive NOR | Set to 1 when inputs $A$ and $B$ are equal. Set to 0 when they are different. | $Y=(\bar{A}+B)(A+\bar{B})$ | 0 | 0 | 1 |
|  |  |  | 0 | 1 | 0 |
|  |  |  | 1 | 0 | 0 |
|  |  |  | 1 | 1 | 1 |

### 7.1.1 16-, 32-bit data logical product

 (WAND, WANDP, DAND, DANDP)| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $16 / 32$ bits | A1N | A2N | A3N | A3H |




## Functions

## WAND

(1) Performs the logical product of the 16 -bit data of device specified at (D) and the 16 -bit data of device specified at (S) per bit, and stores the result into the device specified at (D).

(2) Performs the logical product of the 16-bit data of device specified at S1 and the 16-bit data of device specified at S2 per bit, and stores the result into the device specified at (D1).

(3) When operation is performed, the digits of bit device higher than the specified are regarded as 0 .

## DAND

(1) Performs the logical product of the 32-bit data of device specified at (D) and the 32-bit data of device specified at (S) per bit, and stores the result into the device specified at (D).

(2) When operation is performed, the digits of the bit device higher than these specified are regarded as 0.

## Execution Conditions

Operation command


Program Examples

## WAND

1) Program which masks the digit of tens (the second digit from the right), among the BCD four digits of D10, and sets it to 0 when XA turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | XA |  |  |  |
| 1 | WANDP | HFFOF | D10 |  |  |
| 6 | END |  |  |  |  |

2) Program which performs logical product of the data of $X 10$ to 1B and the data of D33, and outputs the result to the Y30 to 3B when XA turns on.


| Step Number | hnstruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | XA |  |  |  |
| 1 | WANDP | K3X10 | D33 |  |  |
| 6 | MOVP | D33 | K3Y10 |  |  |
| 11 | END |  |  |  |  |


3) Program which performs logical product of the data of $X 10$ to 17 and the data of D33, and sends the result to the Y30 to $3 B$ when XA turns on.


## DAND

1) Program which performs logical product of the 24 -bit data of X30 to 47 and the data of D99 and 100, then transfers the result to the M80 to 103 when X8 turns on.


| Step Number | Instrection | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X8 |  |  |  |
| 1 | DANDP | K6X30 | D99 |  |  |
| 10 | DMOVP | D99 | K6M80 |  |  |
| 17 | END |  |  |  |  |


2) Program which performs logical product of the 32 -bit data of DO and 1 and the 32-bit data of R108 and 109, and sends the result to the Y 100 to 11 F when M16 turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | M16 |  |  |  |
| 1 | DANDP | D0 | R108 |  |  |
| 10 | DMOVP | R108 | M8Y100 |  |  |
| 17 | END |  |  |  |  |

## 7．1．2 16－，32－bit data logical add （WOR，WORP，DOR，DORP）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $16 / 32$ bits | A1N | A2N | A3N | A3H |


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 厝 | 免 |  |  | 京思 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  |  | X | Y | M | 1 | s | B | F | T | c | D | W | R | A |  | $\mathbf{z}$ | $v$ |  | H | P | 1 |  |  |  |  |  |  | Mesto | MSOO1 |
| WO | （S） | 0 | $\bigcirc$ | O | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | O | 0 |  | O | O |  |  |  |  |  | K1 | 5 |  | $\bigcirc$ |  | $\bigcirc$ | 0 |
|  | （D） |  | $\bigcirc$ | $\bigcirc$ | 0 | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | － | 0 |  | O | － |  |  |  |  |  |  |  |  |  |  |  |  |
|  | （s1） | 0 | O | 0 | 0 | $\bigcirc$ | 0 | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | 0 | 0 | 0 |  | 0 | O |  |  |  |  |  | to K4 | 7 |  |  |  |  |  |
|  | （s2） | $\bigcirc$ | 0 | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | 0 | O | 0 | O | 0 |  | 0 | － |  |  |  |  |  |  |  |  |  |  |  |  |
|  | （01） |  | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | 0 | 0 |  | 0 | － |  |  |  |  |  |  |  |  |  |  |  |  |
|  | （S） | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | 0 | － |  | 0 |  |  |  |  |  |  | K1 |  |  |  |  |  |  |
|  | （D） |  | 0 | 0 | 0 | 0 | $\bigcirc$ | 0 | O | O | $\bigcirc$ | 0 | 0 | O |  | 0 |  |  |  |  |  |  | $\begin{array}{\|c\|} \text { to } \\ \text { K8 } \end{array}$ | 9 |  |  |  |  |  |



## Functions

WOR
（1）Performs the logical add of the 16－bit data of device specified at （D）and the 16－bit data of device specified at（S）per bit，and stores the result into the device specified at（D）．

（2）Performs the logical add of the 16－bit data of device specified at （S1）and the 16－bit data of device specified at S2 per bit，and stores the result into the device specified at（D1）．

（3）When operation is performed，the digits of bit device higher than the specified are regarded as 0 ．

## DOR

(1) Performs the logical add of the 32-bit data of device specified at (D) and the 32 -bit data of device specified at (S) per bit, and stores the result into the device specified at (D).

(2) When operation is performed, the digits of bit device higher than the specified are regarded as 0 .

## Execution Conditions



Program Examples

## WOR

1) Program which performs logical add of the data of D10 and that of D20, and stores the result to D10 when XA turns on.

2) Program which performs logical add of the data of $X 10$ to 1B and the data of D33, and sends the result to the Y30 to 3F when XA turns on.


| Step Number | Instretion | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | XA |  |  |  |
| 1 | WORP | K3X10 | D33 |  |  |
| 6 | MOVP | D33 | K4Y30 |  |  |
| 11 | END |  |  |  |  |

3) Program which performs logical add of the data of D10 and that of D20, and stores the result to D33 when XA turns on.

| 0 |  |  |  |  | Coding |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Step Number | Instruction | Device |  |  |  |  |
|  | WORP | D10 | D20 | D33 | 0 | LD | XA |  |  |  |  |
|  |  |  |  |  | 1 | WORP | D10 | D20 | D33 |  |  |
|  |  |  |  |  | 8 | END |  |  |  |  |  |

4) Program which performs logical add of the data of $X 10$ to 1B and the data of D33, and sends the result to the $Y 30$ to $3 B$ when XA turns on.

| 0 |  |  |  |  | Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Step Numbee | Instruction | Device |  |  |  |
|  | WORP | K3X10 | D33 | K3Y30 | 0 | LD | XA |  |  |  |
|  |  |  |  |  | 1 | WORP | K3 $\times 10$ | D33 | K3Y30 |  |
|  |  |  |  |  | 8 | END |  |  |  |  |

## DOR

1) Program which performs logical add of the 32-bit data of $X 0$ to 1F and the hexadecimal number of FOFF and stores the result to R66 and 67 when XB turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | XB |  |  |  |
| 1 | DMOVP | HFOFF | R66 |  |  |
| 8 | DORP | K8X0 | R66 |  |  |
| 17 | END |  |  |  |  |

2) Program which performs logical add of the 24 -bit data of M64 to 87 and the 24 -bit data of X20 to 37 and stores the result to D23 and 24 when M8 turns on.


| Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number | Instruction | Device |  |  |  |
| 0 | LD | M8 |  |  |  |
| 1 | DMOVP | K6Y20 | D23 |  |  |
| 8 | DORP | K6M64 | D23 |  |  |
| 17 | END |  |  |  |  |

### 7.1.3 16-, 32-bit data exclusive logical add (WXOR, WXORP, DXOR, DXORP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $16 / 32$ bits | A1N | A2N | A3N | A3H |




## Functions

## WXOR

(1) Performs the exclusive OR of the 16-bit data of device specified at (D) and the 16 -bit data of device specified at (S) per bit, and stores the result into the device specified at (D).

(2) Performs the exclusive OR of the 16 -bit data of device specified at (S1) and the 16-bit data of device specified at (S2) per bit, and stores the result into the device specified at (D).

(3) When operation is performed, the digits of bit device higher than the specified are regarded as 0 .

## DXOR

(1) Performs the exclusive OR of the 32-bit data of device specified at (D) and the 32-bit data of device specified at (S) per bit, and stores the result into the device specified at (D).

(2) When operation is performed, the digits of bit device higher than the specified are regarded as 0 .

## Execution Conditions



## WXOR

1) Program which performs exclusive OR of the data of D10 and that of D20, and stores the result to D33 when XA turns on.

2) Program which performs the exclusive OR of the data of $X 10$ to $1 B$ and the data of D33, and sends the result to the Y30 to 3B when XA turns on.


| Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number | Instruction | Device |  |  |  |
| 0 | LD | XA |  |  |  |
| 1 | WXORP | K3X10 | D33 |  |  |
| 6 | MOVP | D33 | K3Y30 |  |  |
| 11 | END |  |  |  |  |

3) Program which performs exclusive OR of the data of D10 and that of D20, and stores the result to D33 when XA turns on.

| 0 |  |  |  |  | Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | WXORP | D10 | D20 | D33 | $\begin{gathered} \text { Step Number } \\ \hline 0 \end{gathered}$ | Instruction <br> LD | Device |  |  |  |
|  |  |  |  |  |  |  | XA |  |  |  |
|  |  |  |  |  | 1 | WXORP | D10 | D20 | D33 |  |
|  |  |  |  |  | 8 | END |  |  |  |  |

4) Program which performs exclusive OR of the data of $X 10$ to $1 B$ and the data of D33, and sends the result to the $Y 30$ to $3 B$ when XA turns on.

| 0 |  |  |  |  | Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Step Number | Instruction | Device |  |  |  |
|  | WXORP | K $3 \times 10$ | D33 | K3Y30 | 0 | LD | XA |  |  |  |
|  |  |  |  |  | 1 | WXORP | K3X10 | D33 | K3Y30 |  |
|  |  |  |  |  | 8 | END |  |  |  |  |

## DXOR

1) Program which compares the 32 -bit data of $X 20$ to $3 F$ and the bit pattern of data of D9 and 10, and stores the number of different bits to D16 when X 7 turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X6 |  |  |  |
| 1 | DXORP | K8×20 | D9 |  |  |
| 10 | OSUMP | D9 |  |  |  |
| 13 | MOVP | A0 | D16 |  |  |
| 18 | END |  |  |  |  |

### 7.1.4 16-, 32-bit data NOT exclusive logical add (WXNR, WXNRP, DXNR, DXNRP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $16 / 32$ bits | A1N | A2N | A3N | A3H |




## Functions

## WXNR

(1) Performs the exclusive NOR of the 16-bit data of device specified at (D) and the 16 -bit data of device specified at (S) and stores the result into the device specified at (D).

(2) Performs the exclusive NOR of the 16 -bit data of device specified at S1 and the 16 -bit data of device specified at (S2 and stores the result into the device specified at (D).

(3) When operation is performed, the digits of bit device higher than the specified are regarded as 0 .

## DXNR

(1) Performs the exclusive NOR of the 32-bit data of device specified at (D) and the 32-bit data of device specified at (S) and stores the result into the device specified at (D).

(2) When operation is performed, the digits of bit device higher than the specified are regarded as 0 .

## Execution Conditions

Operation command


## WXNR

1) Program which compares the bit pattern of the 16 -bit data of X30 to 3F and that of the 16-bit data of D99 and stores the number of the same bit patterns and the number of different bit patterns to D7 and 8, respectively, when XC turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | XC |  |  |  |
| 1 | WXNRP | K4X30 | D99 |  |  |
| 6 | SUMP | D99 |  |  |  |
| 9 | MOVP | A0 | D7 |  |  |
| 14 | MOVP | K16 | D8 |  |  |
| 19 | - P | A0 | D8 |  |  |
| 24 | END |  |  |  |  |

2) Program which compares the bit pattern of the 16 -bit data of X30 to 3F and that of the data of D99 and stores the result to D7 when XO turns on.


## DXNR

1) Program which compares the bit pattern of the 32 -bit data of X20 to 3F and that of the data of D16 and 17, and stores the number of the same bit patterns to D18 when X6 turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X6 |  |  |  |
| 1 | DXNRP | K8X20 | D16 |  |  |
| 10 | DSUMP | D16 |  |  |  |
| 13 | MOVP | A0 | D18 |  |  |
| 18 | END |  |  |  |  |

7.1.5 BIN 16-bit data 2's complement (NEG, NEGP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |



## Functions

(1) Reverses the 16 -bit data of device specified at (D), adds 1 to the value, and stores the addition result to the device specified at

(2) Used to obtain the absolute value of a negative BIN value.

## Execution Conditions

> 2's complement execution command



Program Example

1) Program which calculates "D10 - D20" when XA turns on, and obtains the absolute value when the result is negative.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | XA |  |  |  |
| 1 | AND $<$ | D10 | D20 |  |  |
| 6 | OUT | M3 |  |  |  |
| 7 | LD | XA |  |  |  |
| 8 | $-P$ | D20 | D10 |  |  |
| 13 | AND | M3 |  |  |  |
| 14 | NEGP | D10 |  |  |  |
| 17 | END |  |  |  |  |

## MEMO

### 7.2 Rotation Instructions

The rotation instructions rotate the data stored in the accumulator.

| Classification | Instruction Symbol | Ref. Page | Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Right rotation | ROR | 7-22 to 7-23 | Left rotation | ROL | 7-24 to 7-25 |
|  | RORP | 7-22 to 7-23 |  | ROLP | 7-24 to 7-25 |
|  | RCR | 7-22 to 7-23 |  | RCL | 7-24 to 7-25 |
|  | RCRP | 7-22 to 7-23 |  | RCLP | 7-24 to 7-25 |
|  | DROR | 7-26 to 7-27 |  | DROL | 7-28 to 7-29 |
|  | DRORP | 7-26 to 7-27 |  | DROLP | 7-28 to 7-29 |
|  | DRCR | 7-26 to 7-27 |  | DRCL | 7-28 to 7-29 |
|  | DRCRP | 7-26 to 7-27 |  | DRCLP | 7-28 to 7-29 |

7.2.1 16-bit data right rotation (ROR, RORP, RCR, RCRP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 山̈ } \\ & \stackrel{0}{3} \\ & \stackrel{n}{n} \end{aligned}$ | $\stackrel{\text { 잧 }}{\text { ¢ }}$ |  | 흔ㅃㅠㅜ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c} \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | 1 |  |  |  |  |  |  | M9010 | M9011 |
| n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | $\bigcirc$ |  |  |  |  | 3 |  | $\bigcirc$ | $\bigcirc$ |  |  |



## Functions

## ROR

Rotates the data of $A 0$ " $n$ " bits to the right, without including the carry flag.

- The carry flag is 1 or 0 depending on the status prior to the execution of ROR.


RCR
Rotates the data of AO " 0 " bits to the right, including the carry flag.

- The carry flag is 1 or 0 depending on the status prior to the execution of RCR.



## Execution Conditions

Right rotation command
$\square$


## Program Examples

## ROR

Program which rotates the contents of $A 0$ three bits to the right when XC turns on.


## RCR

Program which rotates the contents of AO three bits to the right when XC turns on.


### 7.2.2 16-bit data left rotation

 (ROL, ROLP, RCL, RCLP)| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Digit specification |  |  |  |  | 흔쮼 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | I | N |  |  |  |  |  | M9010 | M9019 |
| n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | O |  |  |  |  | 3 |  | $\bigcirc$ | $\bigcirc$ |  |  |



## Functions

## ROL

Rotates the data of A0 " n " bits to the left, without including the carry flag.

- The carry flag is 1 or 0 depending on the status prior to the execution of ROL.



## RCL

Rotates the data of $A 0$ " 0 " bits to the left, including the carry flag.

- The carry flag is 1 or 0 depending on the status prior to the execution of RCL.



## Execution Conditions



Program Examples
ROL
Program which rotates the contents of $A 0$ three bits to the left when XC turns on.

| ROLP | K3 |
| :---: | :---: | :---: |



## RCL

Program which rotates the contents of A0 three bits to the left when XC turns on.


### 7.2.3 32-bit data right rotation (DROR, DRORP, DRCR, DRCRP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 32 bits | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | + | $\begin{aligned} & \underset{\text { 区 }}{\mathbf{~}} \\ & \text { In } \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | 2 | V | K | H | P | I | N |  |  |  |  |  | M9010 | M9011 |
| n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | O | 0 |  |  |  |  | 3 |  | $\bigcirc$ | 0 |  |  |



## Functions

## DROR

Rotates the data of A0 and 1 " $n$ " bits to the right, without including the carry flag.

- The carry flag is 1 or 0 depending on the status prior to the execution of DROR.



## DRCR

Rotates the data of $A 0$ and 1 " 0 " bits to the right, including the carry flag.


- The carry flag is 1 or 0 depending on the status prior to the execution of DRCR.


## Execution Conditions

Right rotation command


## 7. APPLICATION INSTRUCTIONS

## Program Examples

DROR
Program which rotates the contents of AO and 1 three bits to the right when XC turns on.


## DRCR

Program which rotates the contents of $A 0$ and 1 three bits to the right when XC turns on.


* Before execution, carry flag is either 1 or 0.


### 7.2.4 32-bit data left rotation (DROL, DROLP, DRCL, DRCLP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 32 bits | A1N | A2N | A3N | A3H |



## Functions

DROL
Rotates the data of A0 and 1 " $n$ " bits to the left, without including the carry flag.

n bit rotation

## DRCL

Rotates the data of A0 and 1 " $n$ " bits to the left, including the carry flag.

- The carry flag is 1 or 0 depending on the status prior to the execution of DRCL.



## Execution Conditions



## Program Examples

## DROL

Program which rotates the contents of A0 and 1 three bits to the left when XC turns on.


DRCL
Program which rotates the contents of A0 and 1 three bits to the left when XC turns on.


## MEMO

### 7.3 Shift Instructions

The shift instructions perform the shifting of data.

| Classification | Instruction Symbol | Ref. Page | Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Right shift | SFR | 7-31 to 7-32 | Left shift | SFL | 7-31 to 7-32 |
|  | SFRP | 7-31 to 7-32 |  | SFLP | 7-31 to 7-32 |
|  | BSFR | 7-33 to 7-34 |  | BSFL | 7-33 to 7-34 |
|  | BSFRP | 7-33 to 7-34 |  | BSFLP | 7-33 to 7-34 |
|  | DSFR | 7-35 to 7-36 |  | DSFL | 7-35 to 7-36 |
|  | DSFRP | 7-35 to 7-36 |  | DSFLP | 7-35 to 7-36 |

7.3.1 16-bit data n-bit right shift, left shift (SFR, SFRP, SFL, SFLP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | む0000 | $\begin{aligned} & \text { ※ } \\ & \text { 힐 } \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \end{array}$ |  |  |  |  |  |  |  |
|  | X | Y | M | L | $\mathbf{S}$ | B | F | T | C | D | W | R | A0 | A1 | $\mathbf{Z}$ | V | K | H | P | 1 |  |  |  |  |  |  | 49010 | 145011 |
| (D) |  | O | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ |  |  |  |  |  | $\begin{array}{\|r\|} \hline K 1 \text { to } \\ K 4 \\ \hline \end{array}$ | 5 | O | O | $\bigcirc$ | $\bigcirc$ | O |
| n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | 0 |  |  |  |  | 5 | O | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |



Functions
SFR
(1) Shifts the 16 -bit data of device specified at (D) to the right by " $n$ " bits.

(2) " $n$ " bits, which begin with the highest bit, change to 0 .
(3) For T/C, the present value (count value) is shifted. (The shift of set value cannot be performed.)

SFL
(1) Shifts the 16 -bit data of device specified at (D) to the left by " $n$ " bits.
(2) " $n$ " bits, which begin with the lowest bit, change to 0 .

(3) In regards to $T / C$, the present value (count value) is shifted. (The shift of set value cannot be performed.)

## Execution Conditions



Program Examples
SFR
Program which shifts the contents of D8 five bits to the right when X1C turns on.

| X1C |  |  |
| :---: | :---: | :---: | :---: |
| SFRP | D8 | K5 |$|$| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X1C |  |  |  |
| 1 | SFRP | D8 | K5 |  |  |
| 6 | END |  |  |  |  |



SFL
Program which shifts the data of M6 to 13 two bits to the left when X8 turns on.


### 7.3.2 n-bit data 1-bit right shift, left shift (BSFR, BSFRP, BSFL, BSFLP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 bit | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & 0 \\ & \stackrel{\rightharpoonup}{u} \\ & \text { un } \end{aligned}$ | $\begin{aligned} & \text { 주 } \\ & \text { 트 } \end{aligned}$ | $\begin{aligned} & \text { 喜 } \\ & \text { 思 } \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | $V$ | K | H | P | 1 | N |  |  |  |  | M9012 | M9010 | M9011 |
| (D) |  | $\bigcirc$ | $\bigcirc$ | 0 | 0 | 0 | $\bigcirc$ |  |  |  |  |  |  | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | 0 |  |  |  |  | 7 |  | ) | $\bigcirc$ | O | O |



Functions

BSFR
Shifts " $n$ " bits, which begins with the device specified at (D), to the right by one bit.


BSFL
Shifts " $n$ " bits, which begin with the device specified at (D), to the


## Execution Conditions



Operation Error

Program Examples

In the following case, operation error occurs and the error flag turns on.
o " $n$ " is a negative value.

## BSFR

Program which shifts the data of M668 to 676 to the right when X8F turns on.


## BSFL

Program which shifts the outputs of Y 60 to 6 F to the left when X 4 turns on.

7.3.3 n-word data 1-word right shift, left shift (DSFR, DSFRP, DSFL, DSFLP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 word | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \overleftarrow{0} \\ & 0 \\ & \stackrel{0}{\sigma} \end{aligned}$ | $\begin{aligned} & \text { 줗 } \\ & \stackrel{\rightharpoonup}{\underline{E}} \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | V | K | H | P | 1 |  |  |  |  |  |  | M 9010 | Ms011 |
| (D) |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  | 7 |  |  | O |  | , | - |
| n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  | 7 |  |  | $\bigcirc$ |  | O | O |



## Functions

DSFR
(1) Shifts the word devices of " $n$ " points, which begin with the device specified at (D), to the right by one bit.

(2) The highest bit changes to 0 .
(3) For T/C, the present value (count value) is shifted. (The shift of set value cannot be performed.)

DSFL
(1) Shifts the word devices of " $n$ " points, which begin with the device specified at (D), to the left by one bit.

(2) The lowest bit changes to 0 .
(3) In regards to T/C, the present value (count value) is shifted. (The shift of set value cannot be performed.)

## Execution Conditions

## Operation Error

Program Examples


In the following case, operation error occurs and the error flag turns on.
$\circ$ " $n$ " is a negative value.

## DSFR

Program which shifts the contents of D683 to 689 to the right when XB turns on.



DSFL
Program which shifts the contents of D683 to 689 to the left when XB turns on.



MEMO

### 7.4 Data Processing Instructions

The data processing instructions perform operations such as the search, decode, and encode of data.

| Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: |
| Search | SER | 7-38 to 7-39 |
|  | SERP | 7-38 to 7-39 |
| Bit check | sum | 7-40 to 7-41 |
|  | SUMP | 7-40 to 7-41 |
|  | DSUM | 7-40 to 7-41 |
|  | DSUMP | 7-40 to 7-41 |
| Decode Encode | DECO | 7-42 to 7-43 |
|  | DECOP | 7-42 to 7-43 |
|  | ENCO | 7-42 to 7-43 |
|  | ENCOP | 7-42 to 7-43 |
| 7 segment decode | SEG | 7-44 to 7-45 |
| Bit set reset | BSET | 7-46 to 7-47 |
|  | BSETP | 7-46 to 7-47 |
|  | BRST | 7-46 to 7-47 |
|  | BRSTP | 7-46 to 7-47 |
| 16-bit data association/dissociation | DIS | 7-48 to 7-50 |
|  | DISP | 7-48 to 7-50 |
|  | UNI | 7-48 to 7-50 |
|  | UNIP | 7-48 to 7-50 |
| ASCII conversion | ASC | 7-51 to 7-52 |

### 7.4.1 16-bit data search (SER, SERP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 흔ㅎㅕㅜㄴ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
|  | $\mathbf{X}$ | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | z | V | K | H | P | 1 | N |  |  |  |  |  | M 2010 | M8011 |
| (S1) |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |
| (S2) |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  | 9 |  | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |
| n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |



## Functions

(1) Searches the data of " $n$ " points, beginning with the 16-bit data of device specified at S2), by use of the 16 -bit data of device specified at S1 as a keyword.
(2) Stores to A1 the number of data which have coincided with the keyword, and stores to A0 at which point from (S2 the first coinciding device number (relative value) is located.
(3) When " $n$ " is negative, it is equal to 0 .
(4) When " $n$ " is 0 , no processing is performed.

## Execution Conditions

Search command OFF


Operation Error
In the following case, operation error occurs and the error flag turns on.

- When " $n$ " points are searched beginning with (S2), the specified device range is exceeded.

Program which compares the data of D883 to 887 with 123 when XB turns on.



## 7．4．2 16－，32－bit data bit check （SUM，SUMP，DSUM，DSUMP）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $16 / 32$ bits | A1N | A2N | A3N | A3H |


|  |  |  |  |  |  |  |  |  |  |  | aila | b | Device |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ | 5 |  |  |  |  | 产思 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  |  | 考 |  | 葂 |  |  |  |  |  |
|  |  | x | V | m | L | s | B | F | T | c | D | w | R | A0 | A1 | $z$ | v | K | H | P | 1 |  |  |  |  |  | me012 | 1 meno |  | 0 mean |
| sum | （S） | 0 | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | O | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O |  |  |  |  |  | ${ }_{\substack{1 \\ 10 \\ \text { kA }}}$ |  |  |  |  |  |  | － |
| OSUM | （S） | 0 | 0 | $\bigcirc$ | 0 | $\bigcirc$ | － | － | $\bigcirc$ | $\bigcirc$ | － | $\bigcirc$ | $\bigcirc$ | O |  | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## Functions

SUM
Stores in A0 the total number of bits which are one found in the 16 －bit data of device specified at（S）．


Total number of 1 s is stored in BIN．（8 pcs．in this example）

## DSUM

Stores to A0 the total number of bits which are one found in the 32 －bit data of device specified at（S）．


Total number of 1 s is stored in BIN．（16 pcs．in this example）

## Execution Conditions



## Program Examples

SUM
Program which obtains the number of bits, which are on (1), in the data of X30 to 3 F when XB turns on.


## DSUM

Program which stores the number of bits, which are on (1), in the


| X2F..................................................................... $\times 20$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | AO D18 |  |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |  |
| X3F.................................................................................. X30 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | A0 | $\text { by }+p$ |
|  |  |  |  | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |  | instruction |
| X5B $\ldots$............................................... $\times 1$. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Number of data which are on among X20 to 5B $\longrightarrow 27$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

7．4．3 $8 \leftrightarrow$ 256－bit decode，encode （DECO，DECOP，ENCO，ENCOP）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $2^{n}$ bits | A1N | A2N | A3N | A3H |


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 产罗罢 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  |  | X | $\mathbf{Y}$ | M | L | $\mathbf{s}$ | B | F | T | c | D | w | R | A0 | A1 | 2 | v | K | H | P | 1 |  |  |  |  |  | M 5012 | m 2010 | meorl |
| DECO | （S） | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  | 9 |  | O |  | $\bigcirc$ | $\bigcirc$ |
|  | （D） |  | $\bigcirc$ | O | O | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | 0 | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |  |  |  |  |  |  |  |  |  |  |
|  | （S） | 0 | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | O | 0 | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |
| ENCO | （D） |  | $\bigcirc$ | 0 | 0 | $\bigcirc$ | 0 | O | 0 | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |  |  |  |  |  |  |  |  |  |  |



## Functions

## DECO

$8 \rightarrow 256$ bit decode
（1）Decodes the lower＂$n$＂bits of device specified at（S）and stores the result of decode data to $2^{n}$ bits which begin with the device specified at（D）．
（2）For＂$n$＂， 1 to 8 can be specified．
（3）When＂$n$＂is 0 ，no processing is performed and the contents of $2^{n}$ bits，which begin with the device specified at（D），do not change．
（4）A bit device is treated as one bit and a word device as 16 bits．

## ENCO

$256 \rightarrow 8$ bit decode
（1）Encodes the data of $2^{n}$ bits，which begin with（S），and stores the result to（D）．
（2）For＂$n$＂， 0 to 8 can be specified．
（3）When＂$n$＂is 0 ，no processing is performed and the contents of （D）do not change．
（4）The bit device is treated as one bit and the word device as 16 bits．
（5）When multiple bits are 1，processing is performed for the last bit position．

## Execution Conditions

Decode Encode command


## Operation Errors

Program Examples

In the following case, operation error occurs and the error flag turns on.
○ " n " in other than 0 to 8 .

- 0 exists in all devices from $S$ to $2 n$ when the encode instruction is used.


## DECO



M13 at the third position from M10 turns on.

## ENCO



When 8 is specified as effective bits, 256 points are occupied.

7.4.4 7 segment decode (SEG)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |




## Setting data

| (S) | Data to be decoded or <br> head number of device <br> which stores data to be <br> decoded |
| :--- | :--- |
| (D) | Head number of device <br> which will store decode <br> result. |

## Functions

(1) Decodes the data of 0 to F specified at the lower four bits of (S) to seven-segment display data and stores the result to (D).
(2) When the device is a bit device ( $Y, M, L, S, B, F)$, indicates the head number of device which will store the seven-segment display data. When the device is a word device (T, C, D, R, AO, A1, $Z, V$ ), indicates the device number which will store the seven-segment display data.
(3) The data is stored into the bit device and word device as shown below.

(4) For the seven-segment display data, refer to the next page.

## Execution Conditions



| (S) |  | Configuration of 7 -segment |  | (D) |  |  |  |  |  |  |  | Displayed Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hexadecimal number | Bit pattern |  |  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |
| 0 | 0000 |  |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | $\square$ |
| 1 | 0001 |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 2 | 0010 |  |  | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 2 |
| 3 | 0011 |  |  | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 3 |
| 4 | 0100 |  |  | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 4 |
| 5 | 0101 |  |  | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 5 |
| 6 | 0110 |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 5 |
| 7 | 0111 |  |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 7 |
| 8 | 1000 |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 日 |
| 9 | 1001 |  |  | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 9 |
| A | 1010 |  |  | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | R |
| B | 1011 |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | b |
| C | 1100 |  |  | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | [ |
| D | 1101 |  |  | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | $d$ |
| E | 1110 |  |  | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | E |
| F | 1111 |  |  | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | F |

Head of bit device
The lowest bit of word device

## Program Example

Program which converts the data of XC to $F$ to seven-segment display data and sends the display data to Y 38 to $3 F$ when $X 0$ turns on.


### 7.4.5 Word device bit set, reset (BSET, BSETP, BRST, BRSTP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |



## Functions

## BSET

(1) Sets (1) the " $n$ "th bit of word device specified at (D).
(2) For " $n$ ", 0 to 15 are effective. When 15 is exceeded, the instruction is executed at the lower four bits.


## BRST

(1) Resets ( 0 ) the " $n$ "th bit of word device specified at (D).
(2) For " $n$ ", 0 to 15 are effective. When 15 is exceeded, the instruction is executed at the lower four bits.


Before execution


After execution

## Execution Conditions



Program Example
BEST, BRST
Program which sets the 3rd bit and 8th bit of D19 when X18 turns on.


| Step Number | histurtion | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LDI | XB |  |  |  |
| 1 | BRSTP | D8 | K8 |  |  |
| 8 | LD | XB |  |  |  |
| 9 | BSETP | D8 | K3 |  |  |
| 16 | END |  |  |  |  |



### 7.4.6 16-bit data dissociation, association (DIS, DISP, UNI, UNIP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \% | 혼훈 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  |  | Constant |  | Pointer |  |  |  |  | $\left\|\begin{array}{l} \stackrel{\rightharpoonup}{\mathbf{0}} \\ \overrightarrow{3} \end{array}\right\|$ |  |  |  |  |
|  |  | x | Y | M | L | s | B | F | T |  | - | w | R | A0 | A) | $z$ | $z$ | $\checkmark$ | к | H | P |  |  |  |  |  |  |  | M8010 | movil |
| DIS | (5) |  |  |  |  |  |  |  | 0 |  | - | - | - | O | O |  | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | $\left\lvert\, \begin{aligned} & K_{1} \\ & \text { O }_{4} \\ & K_{4} \end{aligned}\right.$ | 9 |  | - |  | 0 | $\bigcirc$ |
|  | (D) |  |  |  |  |  |  |  | O |  | - | 0 | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | O |  |  |  |  |  |  |  |  |  |  |
| UNI | (5) |  |  |  |  |  |  |  | $\bigcirc$ |  | O | - | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | (0) |  |  |  |  |  |  |  | $\bigcirc$ |  | - | - | O | O | 0 |  | - | 0 |  |  |  |  |  |  |  |  |  |  |  |  |
|  | n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | O |  |  |  |  |  |  |  |  |  |  |



Functions

## DIS

(1) Stores the data of lower " $n$ " digits (one digit consists of four bits) of 16 -bit data specified at (\$) into the lower four bits of devices of " $n$ " points which begin with the device specified at (D.

(2) The upper 12 bits of devices of " $n$ " points, which begin with the device specified at $(\mathbb{D}$, are set to 0 .
(3) For " $n$ ", 1 to 4 can be specified.
(4) When " $n$ " is 0 , no processing is performed and the contents of " $n$ " points beginning with the device of (D) do not change.

## UNI

(1) Associates the data of lower four bits of 16-bit data in devices of " $n$ " points, which begin with the device specified at (\$), to the 16 -bit device specified at (D).

## 7. APPLICATION INSTRUCTIONS


(2) The bits of upper ( $4-n$ )-digits of device specified at (D), are set to 0 .
(3) For " $n$ ", 1 to 4 can be specified.
(4) When " $n$ " is 0 , no processing is performed and the contents of device of (D) do not change.

## Execution Conditions


$\square P$

## Operation Error

Program Examples
In the following case, operation error occurs and the error flag turns on. $\circ$ " $n$ " is other than 0 to 4 .

## DIS

Program which stores the 16 -bit data of D0 to the D10 to 13 per four bits when X0 turns on.


UNI
Program which stores the lower four-bit data of D0 to 2 to the D10 when X0 turns on.


Before execution
After execution


Data to be associated

## MEMO

## 7．4．7 ASCII code conversion

 （ASC）| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\ddot{0}} \\ & \stackrel{0}{3} \\ & \stackrel{心}{\omega} \end{aligned}$ | $\begin{aligned} & \text { 区 } \\ & \stackrel{\rightharpoonup}{\boldsymbol{\theta}} \end{aligned}$ |  | 京罗 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\frac{\text { Level }}{\mathbf{N}}$ | 年 |  |  |  |  |  |  |
|  | X | Y | M | L | s | B | F | T | c | D |  | R |  | A 0 | A1 | $z$ | V | K | H | P | 1 |  |  |  |  |  |  | mento | M 40011 |
| （D） |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | O |  | O |  |  |  |  |  |  |  |  |  |  |  | 13 |  | O |  | O | $\bigcirc$ |



## Function

Converts the specified alphanumeric characters into the ASCII code and stores the result into devices of four points which begin with the device specified at（D）．

| Before execution |  |  | After execution |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D9 | 41（A） | $\rightarrow$ Lower 8 bits <br> $\rightarrow$ Upper 8 bits |
|  |  |  | 42（B） |  |
| ASC | ABCDEFGH | D9 |  |  |  | 43（C） |
|  | 1 |  | D10 | 44（D） |  |
|  |  |  |  | 45（E） |  |
|  | Conversio | into ASCII code | D11 | 46（F） |  |
|  |  |  |  | 47（G） |  |
|  |  |  | D12 | 48（H） |  |
|  |  |  | 1 | $\rceil$ |  |

## Executed Conditions



Program Example

Program which converts "ABCDEFGHIJKLMNOP" into the ASCII code and stores the result to the D88 to 95 when X8 turns on, and displays the ASCII data of D88 to 95 at the LED indicator on the front face of CPU when X16 turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X8 |  |  |  |
| 1 | ASC | ABCDEFGH | D88 |  |  |
| 14 | ASC | LJLMNOP | D92 |  |  |
| 27 | LD | X16 |  |  |  |
| 28 | LED | D88 |  |  |  |
| 31 | END |  |  |  |  |

MEMO

### 7.5 FIFO Instructions

The FIFO instructions perform the write and read of data to and from the FIFO table.

| Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: |
| Write | FIFW | $7-54$ to $7-57$ |
|  | FIFWP | $7-54$ to $7-57$ |
| Read | FIFR | $7-54$ to $7-57$ |
|  | FIFRP | $7-54$ to $7-57$ |

### 7.5.1 FIFO table write, read (FIFW, FIFWP, FIFR, FIFRP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 bits | A1N | A2N | A3N | A3H |




Functions

## FIFW

(1) Performs the following actions:

1) Stores the data specified at (S) into the data table of FIFO table. The storage position of data is as indicated below.

Data storage position $=$
head address of data table + content of pointer
2) Adds 1 to the content of pointer. (For the pointer, use the device specified at (D).)

(2) To perform the management of the number of data which may be written to multiple FIFO tables, use the user program.

## FIFR

(1) Reads data from the first device after the pointer of FIFO table and stores the data into the of (S).
(2) The data of data table is shifted to the front one by one and the preceding data is set to 0 . (i.e. data is lost)
(3) Subtracts 1 from the content of pointer.
(4) When the content of pointer is 0 , no processing is performed.


## Execution Conditions



Operation Errors
In the following case, operation error occurs and the error flag turns on.

- (FIFO table head address) + (pointer) value exceeds the corresponding device range when the FIFW(P) instruction is used.
- The FIFR(P) instruction has been executed when the pointer value is 0 .


## FIFW

Program which uses D38 to 47 as a FIFO table and temporarily stores the data of X20 to 2 F when XB turns on. When the data exceeds 9, this program turns on Y 60 to disable the execution of FIFW instruction.
(The data storage location is as shown below when the pointer value is 5 .)


| Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number mistruction Device    <br> 0 LD $>$ D38 K8   <br>       <br> 5 OUT Y60    <br>       <br> 6 LD XB    <br>       <br> 7 ANI Y60    <br>       <br> 8 FIFWP K4X20 D38   <br>       <br> 15 END     |  |  |  |  |  |



## FIFR

Program which reads data from D38 to 45 of the FIFO table when XB turns on, and outputs the data to the Y30 to $3 F$. (Data is read as shown below when the pointer value is 7.)


| Coding |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Step Numbee Instruction Device    <br> 0 LD $=$ K0 D38   <br>       <br> 5 OUT Y60    <br>       <br> 6 LD XB    <br>       <br> 7 ANI Y60    <br>       <br> 8 FIFRP K4Y30 D38   <br>       <br> 15 END     <br>       |  |  |  |  |  |  |



MEMO

### 7.6 Buffer Memory Access Instructions

Buffer memory access instructions are used to transfer data between the CPU and special function module buffer memory.

| Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: |
| Data read | FROM | $7-59$ to $7-60$ |
|  | FROMP | $7-59$ to $7-60$ |
|  | DFRO | $7-59$ to $7-60$ |
|  | DFROP | $7-59$ to $7-60$ |
| Data write | TO | $7-61$ to $7-62$ |
|  | TOP | $7-61$ to $7-62$ |
|  | DTO | $7-61$ to $7-62$ |
|  | DTOP | $7-61$ to $7-62$ |

### 7.6.1 Special function module 1-, 2-word data read (FROM, FROMP, DFRO, DFROP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $1 / 2$ word | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  | X | Y | M | $L$ | $\mathbf{S}$ | B | F | T | C | D | W | R | A0 | A1 | Z | v | K | H | P | 1 |  |  |  |  |  |  | M 4010 | Ms011 |
| n1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  | 1 |  |  |  |  |  |  |
| n2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  | 4 |  |  |  |  |  |  |
| (D) | $\bigcirc^{*}$ | $\bigcirc^{*}$ | $\bigcirc^{*}$ | $\bigcirc^{*}$ | $\bigcirc^{*}$ | $\bigcirc^{*}$ | $\bigcirc^{*}$ | $\bigcirc$ | $\bigcirc$ | O | O | $\bigcirc$ |  |  |  |  |  |  |  |  |  | k ${ }_{\text {k }}$ | 9 |  | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |
| n3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | O |  |  |  | ( |  |  |  |  |  |  |



## Functions

## FORM

Reads the data of " n 3 " words, which start at the address specified at " n 2 " of buffer memory inside the special function module specified at " n 1 ", and stores the data into devices which begin with the device specified at (D).

Special function module

n3 words

n3 points

## DERO

Reads the data of " $n 3 \times 2$ " words, which start at the address specified at " n 2 " of buffer memory inside the special function module specified at " n 1 ", and stores the data into devices which n2


## REMARKS

At " n 1 ", specify the upper two digits of the head I/O number of slot where the special function module is loaded.

Example

$\rightarrow$ Head $\mathrm{I} / \mathrm{O}$ number to be read, K4 or H4

## Execution Conditions



Operation Errors

Program Examples

In the following cases, operation error occurs and the error flag turns on.

- Access cannot be made to the special function module.
- The I/O number specified at " $n 1$ " is not a special function module.
- " $n 3$ " points, which begin with the device specified at (D), exceeds the specified device range.
FROM
Program which reads the data of one word from the address 10 of buffer memory of A68AD, loaded in the slot 5 of the main base unit, to DO.


DFRO
Program which reads the data of two words from the address 10 of buffer memory of A68AD, loaded in the slot 5 of the main base unit, to D0 and 1.


## 7．6．2 Special function module 1－，2－word data write（TO，TOP，DTO，DTOP）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $1 / 2$ word | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{0}{2} \\ & \stackrel{心}{6} \\ & \hline \end{aligned}$ | $\stackrel{\text { ¢ }}{\text { ¢ }}$ |  | 京蜀 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  | X | Y | M | L | $\mathbf{S}$ | B | F | T | c | D | W | R |  |  |  | H | P | 1 |  |  |  |  |  |  | M8010 | M5011 |
| $n 1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |
| n2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | O |  |  |  | ${ }^{*}$ | 9 |  |  |  |  |  |
| （5） | $\bigcirc^{*}$ | $0^{*}$ | $0^{*}$ | $0^{*}$ | $0^{*}$ | $0^{*}$ | $0^{*}$ | 0 | 0 | 0 | 0 | 0 |  |  |  | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ |  | O | O |
| n3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ |  |  |  | ${ }_{\text {k }}$ |  |  |  |  |  |  |



Functions
TO
Writes the data of＂ n 3 ＂points，which begin with the device specified at（S），to the addresses starting at the address specified at＂$n$＂＂of buffer memory inside the special function module specified at＂ n 1 ＂．


## DTO

Writes the data of＂$n 3 \times 2$＂points，which begin with the device specified at（S），to addresses starting at the address specified at ＂ n 2 ＂of buffer memory inside the special function module specified at＂ n 1 ＂．


## REMARKS

- At " $n 1$ ", specify the upper two digits of the head $I / O$ number of slot where the special function module is loaded.
- The number of steps is 11 when 2 -word data is written by the DTO(P) instruction.

Example


Head I/O number to be written, K4 or H4

## Execution Conditions

## Operation Errors

Program Examples
Write command


In the following cases, operation error occurs and the error flag turns on.

- Access cannot be made to the special function module.
- The I/O number specified at " n 1 " is not a special function module.
- " $n 3$ " points, which begin with the device specified at (D), exceeds the specified device range.


## TO

Program which sets three channels to the address 0 of buffer memory of A68AD, loaded in the slot 5 of the main base unit, when X20 turns on.


DTO
The following program writes D1 value to A68AD (loaded in slot 5 of the main base unit) buffer memory address 0 and D2 value to address 1 when XO is switched on.


MEMO

### 7.7 Local, Remote I/O Station Access Instructions

Local, remote I/O station access instructions are used to transfer data in a data link system.

| Classification |  | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: | :---: |
| Local <br> station | Read | LRDP | $7-64$ to 7-67 |
|  | Write | LWTP | $7-64$ to $7-67$ |
| Remote I/O <br> station | Read | RFRP | $7-68$ to 7-70 |
|  | Write | RTOP | $7-68$ to 7-70 |

### 7.7.1 Local station data read, write (LRDP, LWTP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 word | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 容 |  |  |  | 흔ㅃㅜㅠ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
|  | X | Y | M | L | s | B | F | T | c |  | D | W | R | A0 | A1 | $z$ | $v$ | K | H | P | 1 |  |  |  |  |  | M8012 | M9010 | M 40011 |
| n1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  |  | 11 |  | 0 |  | 0 | $\bigcirc$ |
| (S) |  |  |  |  |  |  |  | 0 | 0 |  | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| (D) |  |  |  |  |  |  |  | O | 0 |  | O | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| n2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |



Functions

## LRDP

(1) Stores the data of " n 2 " points, which begin with the device specified at (S) of local station specified at " $n 1$ ", to devices, which begin with the device specified at (D), of master station.
(2) When the LRDP instruction is executed, M9200 turns on and data is read from the local station. When the data is stored into " $n 2$ " points which begin with the device specified at (D), M9201 turns on.
(3) After the completion of LRDP instruction, M9200 and 9201 remain on. Therefore, turn them off by the sequence program.


## POINT

Provide interlock by use of M9200 and 9201 so that the LRDP instruction is not executed again during the read operation of data from the local station by the LRDP instruction.


## LWTP

(1) Stores the data of " n 2 " points, which begin with the device specified at (S) of master station, to devices, which begin with the device specified at (D), of local station specified at " $n 1$ ".
(2) When the LWTP instruction is executed, M9202 turns on. When data is written from the master station to the local station, M9203 turns on.
(3) After the completion of LWTP instruction, M9202 and 9203 remain on. Therefore, turn them off by the sequence program.


## POINT

Provide interlock by use of M9202 and 9203 so that the LWTP instruction is not executed again during the write operation of data to the local station by the LWTP instruction.


## Execution Conditions

Read/write command


LRDP


## Operation Errors

In the following cases, operation error occurs and the error flag turns on.

- The station number specified at " n 1 " is not a local station.
- "n2" points starting at (S) or "n2" points starting at (D) exceeds the specified device range.
- Specification of " n 2 " is other than 1 to 32.

Program Examples

LRDP
Program which stores the data of D3 to D8 of the 3rd local station into the D99 to 104 of master station when M3 turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X3 |  |  |  |
| 1 | ANI | M9200 |  |  |  |
| 2 | ANI | M9201 |  |  |  |
| 3 | SET | M0 |  |  |  |
| 4 | LD | M0 |  |  |  |
| 5 | LRDP | K3 | D3 | D99 | K6 |
| 16 | AND | M9201 |  |  |  |
| 17 | RST | M0 |  |  |  |
| 18 | RST | M9200 |  |  |  |
| 21 | RST | M9201 |  |  |  |
| 24 | END |  |  |  |  |

## LWTP

Program which stores the data of D99 to 104 of master station to the D3 to D8 of the 3rd local station when X3 turns on.


### 7.7.2 Remote I/O station data read, write (RFRP, RTOP)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 word | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \times \\ & \stackrel{X}{5} \\ & \underline{E} \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c} \text { Level } \\ \hline \mathbf{N} \end{array}$ |  |  |  |  |  |  |  |
|  | $\mathbf{X}$ | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | 2 | $V$ | K | H | P | I |  |  |  |  |  | M5012 | M9010 | M9014 |
| n1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |
| n2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |
| (S) |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  | 11 |  | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |
| (D) |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| n3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | O |  |  |  |  |  |  |  |  |  |  |



## Functions

## RFRP

(1) Stores the data of "n3" points from the address specified at " $n 2$ " inside the special function module, which has the I/O number specified at " $n 1$ ", to link registers which begin with the one specified at (D) of master station.
(2) When the RFRP instruction is executed, Yn1E of the specified special function module turns on. After the completion of read operation, $X(n 1+1) E$ turns on during two scans of link.

## RTOP

(1) Stores the data of "n3" points from the link registers specified at (S) to the addresses, which start at the address specified at " $n 2$ ", inside the special function module of remote station which has the I/O number specified at " n 1 ".
(2) When the RTOP instruction is executed, Yn2F of the specified special function module turns on. After the completion of write operation, $X(n 2+1) F$ turns on during two scans of link.

## Execution Conditions



Operation Errors

Program Examples

In the following cases, operation error occurs and the error flag turns on.

- The specified station is not a remote station.
- The head I/O number specified at " $n 1$ " is not a special function module.
- The number of points, n3, exceeds the link register range ( $W 0$ to 3FF).


## RFRP

Program which reads the data of 10 points from the address 10 of A68AD loaded in the slot of remote station, of which I/O numbers are 100 to 11 F , to the W 50 to 59 when M3 turns on.


X3


M0


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X3 |  |  |  |
| 1 | ANI | Y10E |  |  |  |
| 2 | ANI | X11E |  |  |  |
| 3 | SET | M0 |  |  |  |
| 4 | LD | M0 |  |  |  |
| 5 | RFRP | H100 | K10 | W50 | K10 |
| 16 | AND | X11E |  |  |  |
| 17 | RST | M0 |  |  |  |
| 18 | RST | Y10E |  |  |  |
| 19 | END |  |  |  |  |

## RTOP

Program which writes the data of W50 to 59 to the 10 points starting at the address 10 of A68AD loaded in the slot of remote station, of which I/O numbers are 100 to 11F, when X3 turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X3 |  |  |  |
| 1 | ANI | Y10F |  |  |  |
| 2 | ANI | X11F |  |  |  |
| 3 | SET | M0 |  |  |  |
| 4 | LD | M0 |  |  |  |
| 5 | RTOP | H100 | K10 | W50 | K10 |
| 16 | AND | X11F |  |  |  |
| 17 | RST | M0 |  |  |  |
| 18 | RST | Y10F |  |  |  |
| 19 | END |  |  |  |  |

MEMO

### 7.8 Display Instructions

(1) Display instructions are used to output ASCII codes to the output module, indicate data on the LED display, and reset the annunciator.
(2) The display instructions are available in the following five types.

| Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: |
| ASCII code output | PR | $7-73$ to $7-78$ |
|  | PRC | $7-73$ to $7-78$ |
|  | LED | $7-79$ to $7-81$ |
|  | LEDC | $7-79$ to $7-81$ |
|  | LEDA | $7-82$ to $7-83$ |
|  | LEDB | $7-82$ to $7-83$ |
| Display reset | LEDR | $7-84$ to $7-85$ |

(3) The priority of display at the LED indicator is as indicated below.

Priority: High 1) Display due to self-diagnostic error
2) Display of annunciator (F) number
3) Display due to LED, LEDC, LEDA, or LEDB Low 4) BATTERY ERROR
(4) When there is a display at the LED indicator due to 1 to 3 , the execution of display instruction does not change the display. When there is a display at the LED indicator due to 5, the execution of display instruction provides the display of that display instruction.
(5) When the display instruction is executed, the display is as shown below.

Display
16 characters

(6) Those which can be displayed at the LED indicator of A3CPU, A3NCPU, and A3HCPU by the display instructions are as follows:

- Numeral:
0 to 9
- Alphabet:
A to $Z$ (Capitals)
○ Special symbol: $<,>,=, \neq 1, \ldots+,-$


### 7.8.1 ASCII code print instructions (PR, PRC)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H |




## Functions

## PR

## A1N, A2N, A3N, when M9049 turns ON

(1) Outputs an ASCII code of 16 characters stored in units of eight points beginning with the device specified at (S), to the output unit specified at (D). The number of points used for the output unit is ten points which start at the Y number specified at (D) .

Device which store ASCII code

(2) The output signal from the output unit is sent at 30 ms per character. Therefore, 480 ms ( $=16 \times 30 \mathrm{~ms}$ ) is required until 16 characters are sent. However, since the control during sending is performed by the interrupt processing at intervals of 10 ms , the sequence processing is performed continuously. 10 points beginning with the $Y$ number specified in $D$ are provided to the output unit during sequence processing, irrespective of I/O refresh after END.
(3) In addition to the ASCII code, a strobe signal $(10 \mathrm{~ms}$ ON, 20 ms OFF) is also output from the output unit.
(4) Until the completion of sending the ASCII code of 16 characters after the execution of PR instruction, the PR instruction execution flag is on.
(5) Multiple PR and PRC instructions can be used. In such a case, however, provide interlock by use of the PR instruction execution flag so that the instructions do not turn on at the same time.

## A1N, A2N, A3N, A3HCPU, when M9049 turns OFF

(1) Outputs ASCII codes from the specified device, (S), to the specified output module, (D), until code 00 H is given. The number of points used by the output module is 10, beginning with the Y number, (D).

(2) 480 ms is required to transmit 16 codes as each code is transmitted 30 ms by the output module $(16 \times 30 \mathrm{~ms}=$ 480 ms ). The PR instruction performs processings during 10 ms interrupts in order of data output, strobe signal on, strobe signal off. Any other instruction is executed between the processings.
(3) In addition to the ASCII code, a strobe signal (10ms ON, 20 ms OFF) is also output from the output module.
(4) The PR instruction execution flag is switched on between the PR instruction executed and the specified number of ASCII codes transmitted.
(5) Multiple PR and PRC instructions can be used. In such a case, however, provide interlock by use of the PR instruction execution flag so that the instructions do not turn on at the same time.
(6) Output data will change as it is not saved.
(7) An error will occur if there is no NUL (00H) code in the specified device.

## PRC

(1) Outputs the comment (ASCII code) of the device specified at (S) to the output unit specified at (D). The number of points used for the output module is eight points which start at the $Y$ number specified at (D).

(2) 480 ms is required to transmit 16 codes as each code is transmitted 30 ms by the output module $(16 \times 30 \mathrm{~ms}=$ 480 ms ). The PRC instruction performs processings during 10 ms interrupts in order of data output, strobe signal on, strobe signal off. Any other instruction is executed between the processings.
(3) In addition to the ASCII code, a strobe signal (10ms ON, 20 ms OFF) is also output from the output module.
(4) Until the completion of sending the ASCII code of 16 characters after the execution of PRC instruction, the PRC instruction execution flag is on.
(5) Multiple PR and PRC instructions can be used. In such a case, however, provide interlock by use of the PRC instruction execution flag so that the instructions do not turn on at the same time.

## Execution conditions



Program Examples
PR
Program which converts "ABCDEFGHIJKLMNOP" into an ASCII code and stores the code into the DO to 7 when X0 turns on, and outputs the ASCII code of D0 to 7 into the Y14 to 1D when X1 turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |  |  |
| 1 | ASC | ABCDEFGH | D0 |  |  |
| 14 | ASC | IJKLMNOP | D4 |  |  |
| 27 | LD | X1 |  |  |  |
| 28 | PR | D0 | Y14 |  |  |
| 35 | END |  |  |  |  |

*: When the A1N, A2N, A3N or A 3 HCPU is used, 00 H must be specified in D8 in this example as an error will result without the NUL ( 00 H ) code.


## PRC

Program which turns on Y35, and at the same time, outputs the comment of Y35 to the Y60 to 69 when X0 turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |  |  |
| 1 | SET | Y35 |  |  |  |
| 2 | PRC | Y35 | Y60 |  |  |
| 9 | LD | X3 |  |  |  |
| 10 | RST | Y35 |  |  |  |
| 11 | END |  |  |  |  |



## 7. APPLICATION INSTRUCTIONS

### 7.8.2 ASCII code comment display instructions (LED, LEDC)

| Processing Unit | Applicable CPU |  |  |
| :---: | :---: | :---: | :---: |
| - |  | $A 3 N$ | A3H |


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\otimes} \\ & \stackrel{0}{尸} \\ & \stackrel{\rightharpoonup}{*} \end{aligned}$ | $\begin{aligned} & \text { 중 } \\ & \stackrel{\rightharpoonup}{E} \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  |  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | 1 |  |  |  |  |  |  | 19010 | MS0011 |
| LED | (S) |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  | 3 |  | O |  | $\bigcirc$ | O |
| LEDC |  | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | O | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ |  |  | 3 |  | $\bigcirc$ |  | O | O |



Functions

## LED

(1) Displays the ASCII data (16 characters) stored at eight points, which begin with the device specified at (S), at the LED indicator on the front face of CPU.

(2) When the ASCII data is not stored at the eight points which begin with the device specified at (S),

1) $T, C, D, W$ : Blank
2) $R$ : What will be displayed is unknown.
(Blank when the file register ( $R$ ) has been cleared.)
(3) For ASCII characters which can be displayed, refer to the Appendix.
(4) For the conversion of alphanumeric characters into ASCII data in a sequence program, use the ASC instruction.

## 7. APPLICATION INSTRUCTIONS

## LEDC

(1) Displays the comment ( 15 characters) of device specified at (S) at the LED indicator on the front of CPU.
(2) When the device specified at (S) is not annotated with a comment, the action of LEDC is as described below:

| Specification of (S) |  | Operation of LED |
| :---: | :--- | :--- |
| Inside comment <br> range <br> specification | With comment | Comment of device is displayed at LED <br> indicator |
|  | Without comment | Display of LED indicator is cleared. |
| Outside comment range specification | No Processing (Display of LED indicator <br> does not change.) |  |

## Execution Conditions



## LED

Program which converts "ABCDEFGHIJKLMNOP" into ASCII code and stores it to the D88 to 95 when X8 turns on, and displays the ASCII data of D88 to 95 at the LED indicator on the front face of CPU when X16 turns on.


| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X8 |  |  |  |
| 1 | ASC | ABCDEFGH | D88 |  |  |
| 14 | ASC | IJKLMNOP | D92 |  |  |
| 27 | LD | X16 |  |  |  |
| 28 | LED | D88 |  |  |  |
| 31 | END |  |  |  |  |

LEDC
Program which displays the comment of D0 to D15 at intervals of 30 seconds.


| Step Number | mstruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | M9036 |  |  |  |
| 1 | OUT | T5 | K300 |  |  |
| 2 | LD | T5 |  |  |  |
| 3 | RST | T5 |  |  |  |
| 6 | LEDC | D0Z |  |  |  |
| 9 | INCP | Z |  |  |  |
| 12 | LD $=$ | K16 | $Z$ |  |  |
| 17 | RST | $Z$ |  |  |  |
| 20 | END |  |  |  |  |

MEMO

## 7．8．3 Character display instructions （LEDA，LEDB）

| Processing Unit | Applicable CPU |  |  |
| :---: | :---: | :---: | :---: |
| - |  |  | A3N |


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { \# } \\ & \text { 券 } \\ & \text { 心 } \end{aligned}$ | $\begin{aligned} & \text { 区 } \\ & \underline{\square} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Z } \\ & \text { 品品 } \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| $\mathbf{X}$ | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | V | K | H | P | 1 | N |  |  |  |  | M 9012 | 149010 | 19001 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 13 |  |  |  |  |  |



## Functions

（1）Displays the ASCII characters specified by LEDA and LEDB at the LED indicator on the CPU front．
（2）The displays of LEDA and LEDB are as shown below．

LED indicator at CPU front（16 characters）


## Execution Conditions



Program which displays "ABCDEFGHIJKLMNOP" at the LED indicator on the CPU front when XC turns on.


Coding

| Soding |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number Instruction Device   <br> 0 LD XC   <br> 1 LEDA ABCDEFGH   <br> 14 LEDB IJKLMNOP   <br> 27 END    |

## REMARKS

The second eight of the 16 characters displayed by the LED instruction will disappear if the first eight are rewritten by the LEDA instruction.
The first eight characters will disappear if the second eight are rewritten by the LED instruction.

## 7．8．4 Annunciator reset instruction （LEDR）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H |


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{㐅}{\mathbf{0}} \\ & \underline{\underline{E}} \end{aligned}$ |  | 产嵒 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| x | Y | M | L | S | B | F | T | C | D | w | R | A0 | A1 | 2 | V | K | H | P | 1 | N |  |  |  |  |  | M 4010 | M5011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |



## Functions

## A1NCPU and A2NCPU

Performs the following actions：
1）Flickers and then turns off the＂ERROR＂LED．
2）Resets the annunciator（F）stored in D9009．
3）Resets D9009 and 9125 and shifts the F numbers of D9126 to 9131 to be processed．
4）Transfers the F number，which has been newly stored in D9125，to D9009．
5）Reduces 1 from the data of D9124．However，when D9124 is 0 ，the data remains 0 ．


## A3NCPU and A3HCPU

Performs the following actions:

1) Resets the $F$ number displayed at the CPU front.
2) Resets the annunciator (F) stored in D9009.
3) Resets D9009 and 9125 and shifts the F numbers of D9126 to 9131 to be processed.
4) Transfers the F number, which has been newly stored in D9125, to D9009.
5) Reduces 1 from the data of D9124. However, when D9124 is 0 , the data remains 0 .
6) Displays the F number stored in D9009 at the LED indicator. (When D9124 is 0 , the $F$ number is not displayed.)


## Execution Conditions



## MEMO

### 7.9 Other Instructions

Instructions which perform operations such as the reset of WDT, the failure check, and the set and reset of carry flag.

| Classification |  | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: | :---: |
| WDT reset |  | WDT | $7-87$ to 7-88 |
| Status latch | Set | SLT | $7-89$ to 7-90 |
|  | Reset | SLTR | $7-89$ to 7-90 |
|  | Set | STRA | $7-91$ to 7-92 |
|  | Reset | STRAR | $7-91$ to 7-92 |
| Carry | Set | STC | $7-93$ to 7-94 |
|  | Reset | CLC | $7-93$ to 7-94 |
|  | Timing clock |  | DUTY | $7-95$ to 7-96 |

7．9．1 WDT reset
（WDT，WDTP）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H |


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 黄窖营 |  | $\begin{aligned} & \text { 苟 } \\ & \text { n } \\ & \text { B } \end{aligned}$ | $\begin{aligned} & \text { X } \\ & \stackrel{\text { T}}{\underline{I}} \end{aligned}$ |  | 흔ㄴ뿐 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | 2 | V | K | H | P | 1 | N |  |  |  |  | 49002 | M5010 | MS011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |



Functions
（1）Resets the watch dog timer in a sequence program．
（2）Used when the period of time from step 0 to END（FEND）in the sequence program exceeds the set value of watch dog．timer depending on conditions．If the scan time exceeds the set value of watch dog timer at every scan，change the set value of watch dog timer by the parameter setting of peripheral equipment（A6GPP，A6PHP，A6HGP，A7PU）．
（3）Set the set value of the watch dog timer so that＂ t ＂from step 0 to WDT instruction and＂t2＂from the WDT to END（FEND） instruction do not exceed the set value．（See the diagram below．）

（4）The WDT instruction can be used two or more times during one scan．However，care should be exercised because，if error occurs，the outputs cannot be turned off immediately．

## Execution Conditions



Program Example
Program used when the setting of watch dog timer is 200 ms and the period of time from 0 to END (FEND) instruction is 300 ms depending on the execution conditions of program.

7.9.2 Status latch set, reset (SLT, SLTR)

| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { X } \\ & \text { d } \\ & \underline{I} \end{aligned}$ |  | 흔 훆 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| x | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | V | K | H | P | 1 | N |  |  |  |  | M 40012 | M00to | MP011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |


| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | A2N | A3N | A3H |



## Functions

## SLT

(1) When executed, the SLT instruction stores the contents of data memories and file registers set by the parameter setting of peripheral unit A6GPP, A6PHP, A6HGP into the memory for status latch in the user memory area.
(2) Status latch is allowed for the following devices.

Data memory: ON/OFF displays of $X, Y, M, B$, and $F$ Present values of $T$ and $C$ Contents of D, W, A0, A1, Z and V Contents of file registers
(3) When the SLT instruction is executed only once.
(4) The result of status latch can be monitored by the A6GPP, A6PHP, A6HGP.

## SLTR

(1) A reset instruction of SLT instruction.
(2) By executing the SLTR instruction, the SLT instruction is enabled again.

## Execution Conditions



## POINT

When the status latch (SLT) instruction is executed, the scan time of programmable controller CPU increases as shown in the following table.

|  | Latch of Only <br> Device Memory | Latch of Both Device <br> Memory and Fiie Register |
| :---: | :---: | :---: |
| A2NCPU | 8.5 ms | 25 ms |
| A3NCPU | 8.5 ms | 37 ms |
| A3HCPU | 4.1 ms | 10.4 ms |

Set the watch dog timer of programmable controller CPU after considering the above increase in scan time.

### 7.9.3 Sampling trace set, reset (STRA, STRAR)

| Processing Unit | Applicable CPU |  |  |
| :---: | :---: | :---: | :---: |
|  |  | A2N | A3N |
|  | A3H |  |  |


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 世 } \\ & \stackrel{0}{0} \\ & \vdots \end{aligned}$ |  |  | 는 윤 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | V | K | H | P | I | N |  |  |  |  |  | MS010 | M9011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |



## Functions

STRA
(1) When M9047 is switched on, the sampling trace data specified by the peripheral device is stored to the dedicated memory area the specified number of times. After the specified number of times is reached, the data sampled is latched and the sampling trace is stopped.
(If M9047 turns off during the sampling, the sampling is stopped.)
(2) Sampling trace data are as follows:

X, Y, M, B, F, T/C (coil, contact): Maximum of eight contacts T, C, D, W, R, A0, A1, Z, V: Maximum of three points
(3) Upon completion of the sampling trace after the execution of STRA instruction, M9043 turns on.
(4) The STRA instruction is executed only once.
(5) The sampling trace result can be monitored by the peripheral device.
(6) The STRA and STRAR instructions cannot be executed during ROM operation.

STRAR
(1) Reset instruction for the STRA instruction.
(2) By executing the STRAR instruction, the STRA instruction is enabled again.
(3) Turns off M9043.

## Execution Conditions



## 7．APPLICATION INSTRUCTIONS

7．9．4 Carry flag set，reset （STC，CLC）

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - | A1N | A2N | A3N | A3H |


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { \# } \\ & \text { N } \\ & \text { ज } \end{aligned}$ | $\begin{aligned} & \text { 区 } \\ & \text { © } \\ & \underline{E} \end{aligned}$ |  | 京号品 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | V | K | H | P | I | N |  |  |  |  |  | M 5010 | MSOO1 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |



## Functions

STC
（1）Sets（turns on）the carry flag contact（M9012）．

## CLC

（1）Resets（turns off）the carry flag contact（M9012）．

## Execution Conditions



Program which performs addition of the BCD data of X0 to $F$ and the BCD data of D0 when M0 turns on, and turns on the carry flag (M9012) when the result is more than 9999, and turns off the carry flag when the result is 9999 or less.


| Coding |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Step Number Lnstruction Device    <br> 0 LD M0    <br>       <br> 1 B+P K4XO D0   <br> D1      <br> 10 LD K4X0 D1   <br>       <br> 15 OR $>$ D0 D1   <br>       <br> 20 OUT M1    <br>       <br> 21 LD M1    <br>       <br> 22 STC     <br>       <br> 23 LDI M1    <br>       <br> 24 CLC     <br>       <br> 25 END     <br>       |  |  |  |  |  |

### 7.9.5 Pulse regeneration instruction (DUTY)

| Processing Unit | Applicable CPU |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 bit | A1N | A2N | A3N | A3H |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 艹 } \\ & \text { N } \\ & \stackrel{0}{亏} \end{aligned}$ | $\begin{aligned} & \text { X } \\ & \text { 흘 } \end{aligned}$ |  | 흔ㅃㅜㅉ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |  |  |  |
|  | $\mathbf{X}$ | $\mathbf{Y}$ | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | 1 |  |  |  |  |  |  | M5010 | M8011 |
| n1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |
| n2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ |  |  |  |  | 7 |  |  |  | $\bigcirc$ | $\bigcirc$ |
| (D) |  |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## Functions

(1) Sets the timing clock for user (M9020 to 9024) specified at (D) to ON at the scan count specified at " $n$ 1" and to OFF at the scan count specified at " n 2 ".
(2) At the initial status (when the timing pulse input is off), the timing pulse is off.
(3) When " $n 1$ " and " $n 2$ " are set to 0 , the timing pulse is as described below:
" n 1 " $=0$ : The timing pulse remains off.
$" \mathrm{n} 1 ">0, " \mathrm{n} 2$ " $=0$ : The timing pulse remains on.

## Execution Conditions



Operation Error
In the following case, operation error occurs and the error flag turns on.

- The setting of D is other than M9020 to 9024 .


## Program Example



| Step Number | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X8 |  |  |  |
| 1 | DUTY | K1 | K3 | M9021 |  |
| 8 | END |  |  |  |  |



## POINT

Even if the timing pulse input turns off, the timing pulse by the DUTY instruction does not turn off. Therefore, to stop the timing pulse, execute the circuit as shown below.


## 8. MICROCOMPUTER PROGRAM

### 8.1 Specifications of Microcomputer Mode

| Item | Specifications |  |
| :---: | :---: | :---: |
| Module | A1N, A2N, A3NCPU | A3HCPU |
| CPU | 8086 (10MHz) | 80286 (8MHz) |
| Microcomputer program area | $\begin{aligned} & 0 \text { to } 10 \mathrm{~K} \text { bytes } \cdots \cdots \text { A1NCPU } \\ & 0 \text { to } 26 \mathrm{~K} \text { bytes. } \cdots \text { A2NCPU } \\ & 0 \text { to } 58 \mathrm{~K} \text { bytes } \\ & \left.\begin{array}{l} \text { (Main microcomputer area) } \\ 0 \text { to } 58 \mathrm{~K} \text { bytes } \\ \text { (Sub microcomputer area) } \end{array}\right\} \text {.....A3NCPU } \end{aligned}$ | $\left.\left\lvert\, \begin{array}{l} 0 \text { to } 58 \mathrm{~K} \text { bytes } \\ \text { (Main microcomputer area) } \\ 0 \text { to } 58 \mathrm{~K} \text { bytes } \\ \text { (Sub microcomputer area) } \end{array}\right.\right\} \text {.....A3HCPU }$ |
|  | Specify the microcomputer program area in multiples of 2 K bytes. <br> The relation between the main (sub) program, sequence program, and microcomputer program capacities is as indicated below: <br> (Main (sub) program memory capacity) $=$ <br> (sequence program memory capacity) + (microcomputer program memory capacity) |  |
| Work area | A100H to A1FFH (256 bytes) |  |
| Stack area | User area: 128 bytes (No setting required by the user) |  |
| Instructions which cannot be used | INT, INTO, IRET, IN, OUT, HLT, WAIT, LOCK, ESC | INT, INTO, IRET, IN, OUT, HLT, WAIT, LOCK, ESC, CLI, STI |

Table 8.1 Specifications of Microcomputer Mode
The A series permits the combined processing of sequence mode and microcomputer mode which calls and runs the user-created microcomputer program during the run of sequence program (subsequence program) and returns the execution to the sequence program (subsequence program) again. (Design and debug the microcomputer program on user side.)


Fig. 8.1 Call of Microcomputer Program

### 8.2 Using Utility Program

Various types of control and operation (e.g. PID control, function operation, code conversion) can be executed by calling the utility program from the microcomputer program area.
(1) Utility program entry procedure

Combine together the utility program with the user program in the following procedure:


Fig. 8.2 Entering the Utility Program

1) Specify parameters and write the sequence program using the peripheral device.
2) Load the SW $\square$-UTLP- $\square \square \square$ system disk into the peripheral device and read the parameters and sequence program from the user disk to the user program area.
3) Read the utility program from the system disk to the utility program area.
4) Combine together the sequence program and utility program in the user user program area.
5) Write the combined program onto user disk.
(2) Calling the utility program

Call the utility program from the sequence program as described below:


For further information, see the corresponding utility program operating manual.

### 8.3 Using User-Written Microcomputer Program

(1) Calling method of microcomputer program

The microcomputer program is called by the execution of SUB instruction in the sequence program. The format of the SUB instruction is as shown below.


Fig. 8.3 Format of SUB Instruction

## Example:

In the following memory map, the specification of " $n$ " is as shown below.


In the SUB instruction, specify as shown below.


By changing the offset value specified at " $n$ ", multiple microcomputer programs can also be called.


Fig. 8.4 Calling Method for Multiple Microcomputer Programs

### 8.3.1 Memory map

The microcomputer program may be used in the following areas.


Fig. 8.5 Data Memory and Work Areas

### 8.3.2 Data memory area address configuration

One address of the data memory area consists of 16 bits which are further divided into the odd and even areas (i bits respectively).


Fig. 8.6 Configuration of 1 Address ( 16 bits)

### 8.3.3 Configuration of data memory area

The data memory area $\left(8000_{H}\right.$ to 9 FFF $\left._{H}\right)$ stores device data. The memory area of each device and its configuration are as indicated below.

| Device | CPU <br> Type |  | ddress | Configuration |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input <br> (X) | A1N | $8000_{H}$to$803 F_{H}$$\quad X 0$ to FF |  | $\begin{aligned} & 8000_{\mathrm{H}} \\ & 8002_{\mathrm{H}} \\ & 8004_{\mathrm{H}} \end{aligned}$ | Odd address |  |  |  |  |  |  |  | Even address |  |  |  |  |  |  |  |
|  |  |  |  | B15 | B14 | B13 | B12 | B11 | 810 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
|  |  |  |  | XIM7 | XIM6 | XIM5 | XIM4 | XIM3 | XIM2 | XIM1 | хıM0 | X7 | X6 | X5 | X4 | X3 | X2 | X1 | X0 |
|  | A2N | $\begin{array}{ll} 8000_{H} \\ \text { to } & \times 0 \text { to } 1 \mathrm{FF} \end{array}$ |  |  | XIMF | XIME | XIMD | XIMC | XIMB | XIMA | XIM9 | XIM8 | XF | XE | XD | XC | XB | XA | X9 | X8 |
|  |  |  |  | XIM17 | XIM16 | XIM15 | XIM14 | XIM13 | XIM12 | XIM11 | XIM10 | X17 | X16 | X15 | X14 | $\times 13$ | X12 | X11 | $\times 10$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | A3N |  |  |  | - Used for storing ON/OFF data from remote station and allows read/write. <br> - Stored data area as follows: <br> 0 : OFF <br> 1: ON |  |  |  |  |  |  |  |  | - Used for storing ON/OFF data from input unit and allows only read. <br> - Stored data area as follows: <br> 0 : ON <br> 1: OFF |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  | tual ng e $=$ | $\begin{aligned} & \text { inpu1 } \\ & \text { xpres } \\ & \text { (XIM) } \end{aligned}$ |  | the $(\bar{X})$ |  |  |  |  |  |  |  |  |  |
| Output (Y) | A1N | $\begin{array}{ll} 8200_{H} \\ \text { to } & Y 0 \text { to } \mathrm{FF} \\ 823 \mathrm{~F}_{\mathrm{H}} \end{array}$ |  |  | Odd address |  |  |  |  |  |  |  |  | Even address |  |  |  |  |  |  |  |
|  |  |  |  | $\begin{aligned} & 8200_{\mathrm{H}} \\ & 8202_{\mathrm{H}} \\ & 8204_{\mathrm{H}} \end{aligned}$ | B15 ................................... B8 |  |  |  |  |  |  |  | 87 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
|  |  |  |  |  |  |  |  |  |  |  |  | Y7 | Y6 | Y5 | Y4 | Y3 | Y2 | Y1 | YO |
|  |  |  |  |  |  |  |  |  |  |  |  |  | YF | YE | YD | YC | YB | YA | Y9 | Y8 |
|  | A2N | $\begin{gathered} 8000_{\mathrm{H}} \\ \text { to } \\ 827 \mathrm{~F}_{\mathrm{H}} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  | Y17 | $\sqrt{6}$ |  |  |  |  |  | Y10 |
|  | A3N | $8200_{\mathrm{H}}$ <br> to YO to 7FF |  |  |  |  |  |  |  |  |  |  |  | - Used for storing operation result of PC and allows read/write. <br> - Stored data are as follows: <br> 0 : OFF <br> 1: ON |  |  |  |  |  |  |  |
|  |  |  |  | Read/write from/to output memory are performed as shown below: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |







## APPENDIX 1 Operation Processing Time

The operation processing time of each instruction is shown in the tables on the following pages.
The operation processing time differs depending on values in the source and destination. Use the values in the tables as a guide to processing time.
(1) Processing time varies depending on the I/O control mode used with any instruction operating on inputs or outputs.
(2) The processing time for each instruction is shown for refresh mode.
The refresh processing time after END can be calculated as follows:

Sequence program processing time $=$
$\xlongequal{\text { (instruction processing time) }}+$ (END processing time) + (refresh processing time)
Obtained from the list
END processing time $=$
(END instruction processing time) + (T/C processing time at END)

(3) The following processings may take a slightly longer period of time.

1) Device specified indirectly as source or destination is used with the index register ( $\mathrm{V}, \mathrm{Z}$ ).

2) The number of digits specified for the devices used with any basic or application instruction is not K4 or K8 and/or the device number specified is not 0 or a multiple of 810 or a multiple of 16 when the A3HCPU is used).


### 1.1 Sequence instructions



## APPENDICES

MELSEC-

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{sec}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | A1N, A2N, A3N |  | A3H |  |
|  |  |  |  | Refresh mode | Direct mode | Refresh mode | Direct mode |
|  | Y |  | Unexecuted | 1.0 | 2.3 | 0.35 |  |
|  |  | Executed | Unchanged ( $\mathrm{ON} \rightarrow \mathrm{ON} \mathrm{)}$ | 1.0 | 2.3 | 0.35 |  |
|  |  |  | Changed (OFF $\rightarrow$ ON) | 10. | 2.3 | 0.4 | 2.0 |
|  | M, L, S, B |  | Unexecuted | 1.0 |  | 0.35 |  |
|  |  |  | Unchanged ( $\mathrm{ON} \rightarrow \mathrm{ON} \mathrm{)}$ | 1.0 |  | 0.35 |  |
|  |  | Executed | Changed (OFF $\rightarrow$ ON) | 1.0 |  | 0.4 |  |
|  | Special M, B |  | Unexecuted | 3.0 |  | 0.8 |  |
|  |  |  | Executed | 32.1 |  | 1.4 |  |
| RST | F |  | Unexecuted | 3.0 |  | 0.8 |  |
|  |  |  | Executed | 477.1 |  | 427 |  |
|  | T, C |  | Unexecuted | 3.0 |  | 0.8 |  |
|  |  |  | Executed | 43.1 |  | 5.2 |  |
|  | $\begin{gathered} \text { D, W, } \\ \text { AO, A1, } \\ \text { V, Z } \end{gathered}$ |  | Unexecuted | 3.0 |  | 0.8 |  |
|  |  |  | Executed | 27.5 |  | 0.8 |  |
|  | R |  | Unexecuted | 3.0 |  | 0.8 |  |
|  |  |  | Executed | 34.6 |  | 56.5 |  |
| NOP | [ |  |  | 1.0 |  | 0.2 |  |
| FEND | M9084 off |  |  | 2150 |  | 1128 |  |
| END | M9084 on |  |  | 2060 |  | 988 |  |
| MC | Y |  | Unexecuted | 43.1 | 44.4 | 2.6 | 6.4 |
|  |  |  | Executed | 39.4 | 40.7 | 2.6 | 6.4 |
|  | $\underset{B, F}{M, S}$ |  | Unexecuted | 43.1 |  | 2.6 |  |
|  |  |  | Executed | 39.4 |  | 2.6 |  |
| MCR | - |  |  | 26.4 |  | 1.2 |  |
|  | Y |  | Unexecuted | 59.3 | 60.6 | 1.8 | 5.6 |
| PLS |  | Executed | On | 61.9 | 63.2 | 1.8 | 5.6 |
|  |  |  | Off | 60.3 | 61.6 | 1.8 | 5.6 |
|  | $\begin{gathered} M, L, ~ \\ B, F \end{gathered}$ |  | Unexecuted | 59.1 |  | 1.8 |  |
| PLF |  | Executed | On | 62.2 |  | 1.8 |  |
|  |  |  | Off | 60.6 |  | 1.8 |  |
| SFT | $Y$ |  | Unexecuted | 3.0 | 3.0 | 0.8 | 0.8 |
|  |  |  | Executed | 37.6 | 39.4 | 9.1 | 10.9 |
|  | $M, L$$\mathrm{B}, \mathrm{~F}$ |  | Unexecuted | 3.0 |  | 0.8 |  |
| SFTP |  |  | Executed | 37.6 |  | 9.1 |  |
| MPS | - |  |  | 1.0 |  | 0.2 |  |
| MRD |  |  | - |  |  |  |  |
| MPP |  |  | - |  |  |  |  |
| CJ | Without index qualification |  |  | 39.2 |  | 4.0 |  |
|  | With index qualification |  |  | 47.7 . |  | 7.2 |  |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{sec}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A1N, A2N, A3N |  | A3H |  |
|  |  | Refresh mode | Direct mode | Refresh mode | Direct mode |
| SC.J | Without index qualification | 71.2 |  | 4.0 |  |
|  | With index qualification | 80.5 |  | 7.2 |  |
| JMP |  | 39.2 |  | 3.8 |  |
| CALL | Without index qualification | 74 |  | 8.2 |  |
|  | With index qualification | 78.2 |  | 11.8 |  |
| CALLP | Without index qualification | 69.7 |  | 8.2 |  |
|  | With index qualification | 78.2 |  | 11.8 |  |
| RET |  | 50.2 |  | 5.8 |  |
| El |  | 37.7 |  | 53 |  |
| DI |  | 65.5 |  | 52.5 |  |
| IRET |  | 119.7 |  | 61.6 |  |
| Without index qualification |  | 78.7 |  | 86 |  |
| With index qualification |  | 85.2 |  | 88 |  |
| SUBP | Without index qualification | 78.7 |  | 86 |  |
|  | With index qualification | 85.2 |  | 88 |  |
| CHG | M9084 off | 2420 |  | 1128 |  |
|  | M9084 on | 2340 |  | 988 |  |
| FOR |  | 53.2 |  | 5.8 |  |
| NEXT |  | 40.7 |  | 6.4 |  |
| STOP |  |  | - |  | - |

## POINT

(1) "When not executed" in the above table indicates that the input condition is off.

(2) "When not counted" of OUT C instruction indicates that the input condition remains on and the counter does not count.
(3) "OFF" of PLS and PLF instructions indicates that the input condition remains on 1 scan after it has turned on (off for PLF), and the pulse is not generated.
(4) T/C count processing time and refresh time are not included in the FEND, END, CHG instruction processing times.

## APPENDICES

### 1.2 Basic Instructions



## APPENDICES

MELSEC-4



## APPENDICES

MELSEC-A



## POINT

(1) All the basic instructions indicated above are used without index qualification.
(2) When unexecuted, any instruction is processed during the following time:
A1N, A2N, A3NCPU
(Number of steps +1$) \times 1.0(\mu \mathrm{~s})$
A3HCPU
(Number of steps +1$) \times 0.2(\mu \mathrm{~s})$

## APPENDICES

### 1.3 Application Instructions



| Instruction |  | Condition |  | Processing Time ( $\mu \mathrm{sec}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A1N, A2N, A3N | A3H |  |  |
|  |  | Refresh mode <br> All devices | Direct mode |  | Refresh mode <br> All devices | Direct mode |  |
|  |  | Other than $\mathrm{X}, \mathrm{Y}$ | $\mathrm{X}, \mathrm{Y}$ | Other than $\mathbf{X}, \mathbf{Y}$ |  | X, Y |
| NEG | (D) |  |  |  | 49.5 | 48.7 | 85.7 | 14.4 | 14.4 | 18.2 |
| NEGP | (D) |  |  | 49.5 | 48.7 | 85.7 | 14.4 | 14.4 | 18.2 |
| ROR | n | $\begin{aligned} & \text { A1N to } A 3 N \\ & A 3 H \end{aligned}$ | $\begin{aligned} & n=3 \\ & n=5 \end{aligned}$ | 51.5 | 51.2 |  | 4.8 | 4.8 |  |
| RORP | $n$ | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=3 \\ & : n=5 \end{aligned}$ | 51.5 | 51.2 |  | 4.8 | 4.8 |  |
| RCR | n | A1N to A3N A 3 H | $\begin{aligned} & : n=3 \\ & n=5=5 \end{aligned}$ | 58.5 | 58.7 |  | 6.8 | 6.8 |  |
| RCRP | n | ${ }_{A}^{A 1 N}$ to A3N | $\begin{aligned} & : n=3 \\ & n=5 \end{aligned}$ | 58.5 | 58.7 |  | 6.8 | 6.8 |  |
| ROL | n | ${ }_{A}^{A 1 N}$ to $A 3 N$ A3H | $\begin{aligned} & : n=3 \\ & n=5 \end{aligned}$ | 53.5 | 53.2 |  | 4.6 | 4.6 |  |
| ROLP | n | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=3 \\ & : n=5 \end{aligned}$ | 53.5 | 53.2 |  | 4.6 | 4.6 |  |
| RCL | п | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=3 \\ & n=5 \end{aligned}$ | 56.5 | 56.7 |  | 6.8 | 6.8 |  |
| RCLP | n | A1N to A3N A3H | $\begin{aligned} : n & =3 \\ : n & =5 \end{aligned}$ | 56.5 | 56.7 |  | 6.8 | 6.8 |  |
| DROR | $n$ | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=3 \\ & n=5 \end{aligned}$ | 69.5 | 69.2 |  | 10.6 | 10.6 |  |
| DRORP | n | $\mathrm{A}_{\mathrm{A}} \mathrm{N}$ to A 3 N A 3 H | $\begin{aligned} & : n=3 \\ & : n=5 \end{aligned}$ | 69.5 | 69.2 |  | 10.6 | 10.6 |  |
| DRCR | $n$ | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=3 \\ & : n=5 \end{aligned}$ | 71.5 | 72.2 |  | 13.0 | 13.0 |  |
| DRCRP | n | A1N to A3N A3H | $\begin{aligned} : n & =3 \\ n & =5 \end{aligned}$ | 71.5 | 72.2 |  | 13.0 | 13.0 |  |
| DROL | n | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & n=3 \\ & n=5 \end{aligned}$ | 69.5 | 69.2 |  | 10.6 | 10.6 |  |
| DROLP | $n$ | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & n=3 \\ & i n=5 \end{aligned}$ | 69.5 | 69.2 |  | 10.6 | 10.6 |  |


| Instruction |  |  | Condition |  | Processing Time ( $\mu \mathrm{sec}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | A1N, A2N, A3N |  |  | A3H |  |  |
|  |  |  |  |  | Refresh mode <br> All devices | Direct mode |  | Refresh mode <br> All devices | Direct mode |  |
|  |  |  |  |  | Other than $\mathbf{X}, \mathbf{Y}$ | X, Y | Other than $\mathbf{X}, \mathbf{Y}$ |  | X, Y |
| DRCL | n |  | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=3 \\ & n=5 \end{aligned}$ |  | 67.5 | 67.7 |  | 13.0 | 13.0 |  |
| DRCLP |  |  | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=3 \\ & : n=5 \end{aligned}$ | 67.5 | 67.7 |  | 13.0 | 13.0 |  |
| SFR | (D) | $n$ | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=5 \\ & : n=5 \end{aligned}$ | 73.5 | 72.2 | 82.7 | 4.0 | 4.0 | 7.8 |
| SFRP | (D) | $n$ | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=5 \\ & : n=5 \end{aligned}$ | 73.5 | 72.2 | 82.7 | 4.0 | 4.0 | 7.8 |
| BSFR | (D) | $n$ | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=5 \\ & n=5 \end{aligned}$ | 123.5 | 122.7 | 123.7 | 116 | 116 | 154 |
| BSFRP | (D) | n | $\begin{aligned} & \text { A1N to A3N } \\ & \mathrm{A}_{3} \mathrm{H} \end{aligned}$ | $\begin{aligned} & : n=5 \\ & : n=5 \end{aligned}$ | 123.5 | 122.7 | 123.7 | 116 | 116 | 154 |
| DSFR | (D) | n | $\begin{aligned} & \text { A1N to A3N } \\ & A_{3} H \end{aligned}$ | $\begin{aligned} & : n=5 \\ & n=5 \end{aligned}$ | 117.5 | 115.7 | - | 15.2 | 15.2 | - |
| DSFRP | (D) | n | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=5 \\ & : n=5 \end{aligned}$ | 117.5 | 115.7 | - | 15.2 | 15.2 | - |
| SFL | (D) | n | $\begin{aligned} & \text { A1N to A3N } \\ & \mathrm{A}^{13 H} \end{aligned}$ | $\begin{aligned} & : n=5 \\ & : n=5 \end{aligned}$ | 73.5 | 72.7 | 83.7 | 4.0 | 4.0 | 7.8 |
| SFLP | (D) | n | $\begin{aligned} & \text { A1N to A3N } \\ & \mathrm{A}_{3} \mathrm{H} \end{aligned}$ | $\begin{aligned} & : n=5 \\ & : n=5 \end{aligned}$ | 73.5 | 72.7 | 83.7 | 4.0 | 4.0 | 7.8 |
| BSFL | (D) | n | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=5 \\ & : n=5 \end{aligned}$ | 133.5 | 132.7 | 133.7 | 116 | 116 | 154 |
| BSFLP | (D) | $n$ | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=5 \\ & n=5 \end{aligned}$ | 133.5 | 132.7 | 133.7 | 116 | 116 | 154 |
| DSFL | (D) | n | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=5 \\ & : n=5 \end{aligned}$ | 117.5 | 116.7 | - | 15.8 | 15.8 | - |
| DSFLP | (D) | n | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=5 \\ & : n=5 \end{aligned}$ | 117.5 | 116.7 | - | 15.8 | 15.8 | - |
| SER | S1 |  | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=5 \\ & n=5 \end{aligned}$ | 199.5 | 199.7 | - | 187 | 187 | - |
| SERP | S1 |  | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=5 \\ & : n=5 \end{aligned}$ | 199.5 | 199.7 | - | 187 | 187 | - |


| Instruction |  |  |  | Condition |  | Processing Time ( $\mu \mathrm{sec}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | A1N, A2N, A3N |  |  | A3H |  |  |
|  |  |  |  |  |  | Refresh mode <br> All devices | Direct mode |  | Refresh mode <br> All devices | Direct mode |  |
|  |  |  |  |  |  | Other than X, Y | X, Y | Other than $\mathrm{X}, \mathrm{Y}$ |  | X, Y |
| SUM | (S) |  |  |  |  |  | 114.5 | 114.2 | 130.7 | 14.4 | 14.4 | 18.2 |
| SUMP | (S) |  |  |  |  | 114.5 | 114.2 | 130.7 | 14.4 | 14.4 | 18.2 |
| DSUM | (S) |  |  |  |  | 199.5 | 198.7 | 230.7 | 33.8 | 33.8 | 37.6 |
| DSUMP | (S) |  |  |  |  | 199.5 | 198.7 | 230.7 | 33.8 | 33.8 | 37.6 |
| DECO | (S) | (D) | $n$ | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $: n=2$ $: n=2$ | 163.5 | 162.7 | 215.7 | 200 | 200 | 205 |
| DECOP | (S) | (D) | $n$ | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=2 \\ & : n=2 \end{aligned}$ | 163.5 | 162.7 | 215.7 | 200 | 200 | 205 |
| SEG | (S) | ( D) |  |  |  | 90.7 | 90.7 | 154.7 | 3.4 | 3.4 | 11.0 |
| ENCO | (S) | (D) | n | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & n=2 \\ & : n=2 \end{aligned}$ | 163.5 | 162.7 | 194.7 | 188 | 188 | 193 |
| ENCOP | (S) | (D) | $n$ | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=2 \\ & : n=2 \end{aligned}$ | 163.5 | 162.7 | 194.7 | 188 | 188 | 193 |
| BSET | (D) |  | n | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=5 \\ & : n=5 \end{aligned}$ | 89.5 | 89.7 | - | 5.0 | 5.0 | - |
| BSETP | (D) |  | n | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=5 \\ & : n=5 \end{aligned}$ | 89.5 | 89.7 | - | 5.0 | 5.0 | - |
| BRST | (D) |  | n | $\begin{aligned} & \text { A1N to A3N } \\ & A_{3} 3 H \end{aligned}$ | $\begin{aligned} & : n=5 \\ & n=5 \end{aligned}$ | 96.5 | 95.7 | - | 5.0 | 5.0 | - |
| BRSTP | (D) |  | $n$ | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=5 \\ & : n=5 \end{aligned}$ | 96.5 | 95.7 | - | 5.0 | 5.0 | - |
| UNI | (S) | (D) | n | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=4 \\ & n=4 \end{aligned}$ | 130.5 | 130.7 | - | 155 | 155 | - |
| UNIP | (S) | (D) | n | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=4 \\ & : n=4 \end{aligned}$ | 130.5 | 130.7 | - | 155 | 155 | - |
| DIS | (S) | (D) | n | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=4 \\ & n=4 \end{aligned}$ | 153.5 | 152.7 | - | 155 | 155 | - |
| DISP | (S) | (D) | $n$ | $\begin{aligned} & \text { A1N to A3N } \\ & \text { A3H } \end{aligned}$ | $\begin{aligned} & : n=4 \\ & n=4 \end{aligned}$ | 153.5 | 152.7 | - | 155 | 155 | - |

## APPENDICES




| Instruction |  | Condition | Processing Time ( $\mu \mathrm{sec}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A1N, A2N, A3N | A3H |  |  |
|  |  | Refresh mode | Direct | mode | Refresh mode | Direct | mode |
|  |  | All devices | Other than X, Y | X, Y | All devices | Other than X, Y | X, Y |
| LED | (S) |  |  | 202.7 |  |  | 282 |  |  |
| LEDC | (S) |  |  | 264.7 |  |  | 320 |  |  |
| LEDA | ASCII Character |  |  | 201.7 |  |  | 262 |  |  |
| LEDB | ASCII Character |  | 210.7 |  |  | 262 |  |  |
| LEDR |  |  | 637.7 |  |  | 460 |  |  |

## POINT

(1) All the basic instructions indicated above are used without index qualification.
(2) When unexecuted, any instruction is processed during the following time:

A1N, A2N(S1), A3NCPU $\cdots \cdots \cdots \cdots \cdots$ (Number of steps +1$) \times 1.0(\mu \mathrm{~s})$
A3HCPU
(Number of steps +1$) \times 0.2(\mu \mathrm{~s})$

## APPENDIX 2 Self-Diagnosis

When error has occurred during the run of programmable controller, the self-diagnostic function stops the CPU and provides error display, etc. The contents of self-diagnostic function are indicated in Table 2.8.
For the operations inside the CPU and error resetting procedures according to errors, refer to Appendix 3 "ERROR CODE LIST".

| Diagnosis |  |  | CPU <br> Status | $\begin{aligned} & \text { "RUN" } \\ & \text { LED } \\ & \text { Status } \end{aligned}$ | Error Display |  | Applicable CPU type |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A1(E), A2(E)CPU "ERROR" display |  | A3(E)CPU LED display message | AIN | A2N | A3N | A3H |
|  |  | Instruction code check |  | Stop | $\omega$ <br> Flicker | On | INSTRCT. CODE ERR. | - | - | - | - |
|  |  | Parameter setting check | On |  |  | PARAMETER ERROR | - | - | - | - |
|  |  | No END instruction | On |  |  | MISSING END INS. | - | $\bullet$ | - | - |
|  |  | Instruction execution disable | On |  |  | CAN'T EXECUTE | - | - | - | - |
|  |  | Instruction execution disable | On |  |  | CAN'T EXECUTE (I) | - | - | - | - |
|  |  | No memory cassette | On |  |  | CASSETTE ERROR | - | - | - | - |
| $\left.\begin{aligned} & \overline{0} \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned} \right\rvert\,$ |  | RAM check | Stop | $\hat{z}$ <br> Flicker | On | RAM ERROR | - | - | - | - |
|  |  | Operation circuit check |  |  | On | OPE. CIRCUIT ERR. | $\bullet$ | - | - | - |
|  |  | Watch dog error monitor |  |  | On | WDT ERROR | - | $\bullet$ | - | $\bullet$ |
|  |  | Sub CPU check |  |  | - | SUB-CPU ERROR | - | - | - | - |
|  |  | END instruction unexecution |  |  | On | END NOT EXECUTE | - | - | $\bullet$ | $\bullet$ |
|  |  | Endless loop |  |  | - | WDT ERROR | - | - | - | $\bullet$ |
|  |  | Main CPU error |  |  | - | WDT ERROR | - | - | - | - |
|  |  | Interrupt error | Stop | Off | - | MAIN CPU DOWN | - | - | - | - |
| ¢ |  | I/O module verify |  |  | On | UNIT VERIFY ERR. | - | - | - | - |
| 응 |  | Fuse blown |  |  | On | FUSE BREAK OFF | - | - | - | - |
|  |  | Control bus check | Stop | Flicker | On | CONTROL-BUS ERR. | - | $\bullet$ | - | - |
|  |  | Special function module error |  |  | On | SP. UNIT DOWN | - | - | - | - |
|  |  | Link module error |  |  | On | LINK UNIT ERROR | - | - | - | - |
|  | I/O interruption error <br> Special function module assignment error |  |  |  | On | I/O INT. ERROR | - | - | - | - |
|  |  |  | On |  | SP. UNIT LAY. ERR. | - | - | - | - |
|  | Special function module error |  |  | Stop <br> Run |  | On | SP. UNIT ERROR | - | - | - | - |
|  |  | Link parameter error | Run | On | On | LINK PARA. ERROR | - | $\bullet$ | - | - |
|  | Battery | $y$ Battery low | Run | On | On | BATTERY ERROR | - | - | - | - |
|  |  | *Operation check error | Stop <br> Run |  | 0 n | OPERATION ERROR | - | - | - | - |
|  |  | Main CPU check | Stop | Flicker | - | MAIN-CPU DOWN | - | - | - | - |

Table 2.1 Self-Diagnosis List

## REMARKS

1. Two modes described in the "CPU Status" and "RUN LED Status" columns in Table 2.1 indicate that they can be changed by the setting of peripheral unit.
2. When the CPU is A3N, A3HCPU, the status of "RUN" LED with mark is "off".

## APPENDIX 3 Error Code List

When error occurs in the RUN mode or during the operation of PC, an error display or error code (including a step number) is stored to the special register by the self-diagnostic function. The error code reading procedure and the causes and corrective actions of errors at the occurrence of error are shown in Table 3.1. Take proper corrective action and remove the cause of error.

### 3.1 Error code reading procedure

When error has occurred, the error code can be read by the PU or GPP/GHP/PHP. The procedures are described below.
(1) PU


By this key operation, the following display is provided on the liquid crystal display screen.

- When the error code is $10,13,46$ or 50

$\square$ When the error number is other than the above

(2) GPP/GHP/PHP


By pressing the $G O$ key, the error codes are displayed in sequence. Press the $\downarrow$ key until the cursor is brought to the position of "error step" item.


When the error code is $10,13,46$, or 50 , the error step number is displayed. For the error code, perform PC diagnosis in the procedure indicated below to make user of the error message corresponding to the error code.

Operation


Move the cursor to the position of "PC DIAGNOSIS".


Another method to confirm the error code is to monitor the contents of special register D9008 by use of the PU or GPP/GHP/PHP.

### 3.2 Error code list

This section describes the contents, causes, and corrective actions of error numbers and error messages.

| Error Message | Content of Special Register D9008 (BIN value) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: |
| "INSTRCT. CODE ERR" (Checked at the execution of instruction) | 10 | Stop | Instruction code, which cannot be decoded by CPU, is included in the program. <br> (1) ROM including instruction code, which cannot be decoded, has been loaded. <br> (2) Since the memory contents have changed for some reason, instruction code, which cannot be decoded, has been included. | (1) Read the error step by use of a peripheral equipment and correct the program at that step. <br> (2) In the case of ROM, rewrite the contents of change the ROM with a ROM which stores correct contents. |
| "PARAMETER ERROR" <br> (Checked at power-on, STOP $\rightarrow$ RUN, and PAUSE $\rightarrow$ RUN) | 11 | Stop | (1) Capacity larger than the memory capacity of CUP has been set and then write to CPU has been performed. <br> (2) The contents of parameters of CPU memory have changed due to noise or the improper loading of memory. | (1) Check the memory capacity of CPU with the memory capacity set by peripheral equipment and re-set incorrect area by the peripheral equipment. <br> (2) Check the loading of CPU memory and load it correctly. <br> (3) Read the parameter contents of CPU memory, check and correct the contents, and write them to the memory again. |
| "MISSING END INS." <br> (Checked at STOP $\rightarrow$ RUN) | 12 | Stop | (1) There is no END (FEND) instruction in the program. <br> (2) When subprogram has been set by the parameter, there is no END instruction in the subprogram. | Write END at the end of program. |
| "CAN'T EXECUTE (P)" (Checked at the execution of instruction) | 13 | Stop | (1) There is no jump destination or multiple destinations specified by the $C J, S C J, C A L L$, CALLP, or JMP instruction. <br> (2) There is a CHG instruction and no setting of subprogram. <br> (3) Although there is no CALL instruction, the RET instruction exists in the program and has been executed. <br> (4) The C.J, SCJ, CALL, CALLP , or JMP instruction has been executed with its jump destination located below the END instruction. | Read the error step by use of peripheral equipment and correct the program at that step. (Make correction such as the insertion of jump destination or the changing of jump destinations to one.) |

Table 3.1 Error Code List (Continue)

| Error Message | Content of Special Register D9008 (BIN value) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: |
| "CAN'T EXECUTE (I)" (Checked at the occurrence of interruption) | 15 | Stop | (1) Although the interrupt module is used, there is no number of interrupt pointer l, which corresponds to that module, in the program or there are multiple numbers. <br> (2) No IRET instruction has been entered in the interrupt program. <br> (3) There is IRET instruction in other than the interrupt program. | (1) Check for the presence of interrupt program which corresponds to the interrupt unit and create an interrupt program or reduce the same numbers of 1 . <br> (2) Check if there is IRET instruction in the interrupt program and enter the IRET instruction. <br> (3) Check if there is IRET instruction in other than the interrupt program and delete the IRET instruction. |
| "CASSETTE ERROR" (Checked at power-on) | 16 | Stop | The memory cassette is not loaded. | Load the memory cassette and perform reset. |
| "RAM ERROR" (Checked at power-on) | 20 | Stop | The CPU has checked if write and read operations can be performed properly to the data memory area of CPU, and as a result, either or both has not been performed. | Since this is CPU hardware error, consult nearby service center, representative, or branch. |
| "OPE.CIRCUIT ERR." (Checked at power-on) | 21 | Stop | The operation circuit, which performs the sequence processing in the CPU, does not operate properly. |  |
| "WDTERROR" (Checked at the execution of END processing) | 22 | Stop | Scan time exceeds watch dog error monitor time. <br> (1) Scan timer of user program has been exceeded. <br> (2) Scan time has lengthened due to instantaneous power failure which occurred during scan. | (1) Calculate and check the scan time of user program and reduce the scan time by use of [CJ instruction, etc. <br> (2) Monitor the content of special register D9005 by use of peripheral equipment. When the content is other than 0 , line voltage is insufficient. Therefore, check the power and reduce the fluctuation of voltage. |
| "SUB-CPU ERROR" (Checked continuously) | 23 <br> (During run) 26 <br> (At power-on) | Stop | Sub-CPU is locked-up or defective. | Since this is CPU hardware error, consult nearby service center, representative, or branch. |
| NO' $^{\prime} \mathrm{END}^{\prime}$ (Checked at the execution of END instruction) | 24 | Stop | (1) When the END instruction is executed, another instruction code has been read due to noise, etc. <br> (2) The END instruction has changed to another instruction code for some reason. | Perform reset and run. If the same error is displayed again, it is the CPU hardware error. Therefore, consult nearby service center, representative, or branch. |
| "WDT ERROR" (Checked continuously) | 25 | Stop |  | Since this is CPU hardware error, consult nearby service center, representative, or branch. |

Table 3.1 Error Code List (Continue)

| Error Message | Content of Special Register D9008 (BIN value) | CPU States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: |
| "UNIT VERIFY ERR." <br> (Checked continuous(y) | 31 | $\begin{array}{\|l} \text { Run } \\ \text { (Stop) } \end{array}$ | I/O module data are different from those at power-on. <br> (1) The $1 / O$ module (including the special function module) is incorrectly loaded or has been removed, or a different unit has been loaded. | (1) Among special registers D9116 to D9123, the bit corresponding to the module of verify error is " 1 ". Therefore, monitor the registers by use of peripheral equipment and check for the module with " 1 " and make replacement. <br> (2) When the present unit arrangement is OK, perform reset with the reset switch. |
| "FUSE BREAK OFF" (Checked continuously) | 32 | $\begin{array}{\|l} \text { Run } \\ \text { (Stop) } \end{array}$ | A fuse is blown in an output module. | (1) Check the fuse blown indicator LED of output module and change the fuse of module of which LED is on. <br> (2) The check of the defective unit can also be made by the peripheral equipment. Among special registers D9116 to D9123, the bit corresponding to the unit of verify error is " 1 ". Therefore, make checks by monitoring the registers. |
| "WDT ERROR" (Checked continuously) | 25 | Stop | Hardware fault. (A3HCPU only) | The CPU is executing an endless loop. A1N, A2N, A3N, A3HCPU. |
| "CONTROLBUS ERR." (Checked at the execution of FROM and TO instructions) | 40 | Stop | The FROM and TO instructions cannot be executed. <br> (1) Error of control bus with special function module. | This error can be caused by a special function module, CPU module or base unit hardware. Therefore, change each module and check the defective module. For the defective module, consult nearby service center, representative, or branch. |
| "SP.UNIT DOWN" <br> (Checked at the execution of FROM and TO instructions) | 41 | Stop | When the FROM or TO instruction is executed, access has been made to the special function module but the answer is not given. <br> (1) The accessed special function module is defective. | Since this is an accessed special function module error, consult nearby service center, representative, or branch. |
| "LINK UNIT ERROR" | 42 | Stop | AJ71R22 or AJ71P22 is loaded in the master station. | Remove the AJ71R22 or PJ71P22 from the master station. After correction, perform reset and start at the initial operation. |
| "I/O INT. ERROR" | 43 | Stop | Although the interrupt module is not loaded, interruption has occurred. | This is a specific module hardware error. Therefore, change the unit and check the defective unit. For the defective unit, consult nearby service center, representative, or branch. |

Table 3.1 Error Code List (Continue)

| Error Message | Content of Special Register D9008 (BIN value) | CPU States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: |
| "SP. UNIT LAY. ERROR." | 44 | Stop | (1) Three or more computer link units are loaded with respect to one CPU module. <br> (2) Two or more units of AJ71P22 or AJ71R22 are loaded. <br> (3) Two or more interrupt units are loaded. | (1) Reduce the computer link modules to two or less. <br> (2) Reduce the AJ71P22 or AJ71R22 to one or less. <br> (3) Reduce the interrupt module to one. <br> (4) Re-set the $/ / \mathrm{O}$ assignment of parameter setting by use of A6GPP, A6PHP, A6HGP according to the actually loaded special function module. |
| "SP. UNIT ERROR" (Checked at the execution of FROM and TO instructions) | 46 | Stop (Run) | Access (execution of FROM to TO instruction) has been made to a location where there is not special function unit. | Read the error step by use of peripheral equipment, and check and correct the content of FROM or TO instruction at that step by use of peripheral equipment. |
| "LINK P-MTR. ERROR" | 47 | Run | (1) The contents written to the parameter area of link by setting the link range in the parameter setting of A6GPP, A6PHP, A6HGP are different from the link parameter contents for some reason. <br> (2) The setting of the total number of slave stations is 0 . | (1) Write parameters again and make check. <br> (2) When the error is displayed again, it is hardware error. Therefore, consult nearby service center, representative, or branch. |
| "OPERATION ERROR" <br> (Checked during execution of instruction) | 50 | $\begin{array}{\|l\|l} \text { Run } \\ \text { (Stop) } \end{array}$ | (1) The result of BCD conversion has exceeded the specified range (9999 or 99999999). <br> (2) Operation impossible because specified device range has been exceeded. <br> (3) File registers used in program without parameter setting. | Examine the program step indicated by the PC diagnostics and correct |
| "MAIN CPU DOWN" (Interrupt fault) | 60 | Stop | (1) INT instruction processed in microcomputer program area. <br> (2) CPU malfunction due to noise. <br> (3) Hardware fault. | (1) Remove INT. <br> (2) Eliminate noise. <br> (3) Consult Mitsubishi representative. |
| "BATTERY ERROR" (Checked at power-on) | 70 | Run | (1) Battery voltage low. <br> (2) Battery not connected. | Connect battery for RAM and/or power failure data back up. |

Table 7.1 Error Code List

## APPENDIX 4 ASCII Code Table

|  |  |  |  |  |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
|  |  |  |  |  |  | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| Bit number $\left.\left.\right\|_{b_{7}}\right\|_{b_{6}} b^{\text {b }}$ | $\mathrm{b}_{4}$ | b3 | $b_{2}$ | $b_{1}$ | Line Column | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|  | 0 | 0 | 0 | 0 | 0 | NUL | (TC) ${ }^{\text {P DLE }}$ | SP | 0 | (1) | P | - | p |
|  | 0 | 0 | 0 | 1 | 1 | (TC) ${ }^{\text {a }}$ SOH | DC, | ! | 1 | A | Q | a | q |
|  | 0 | 0 | 1 | 0 | 2 | ( $\mathrm{TC}_{2}$ )STX | DC2 | " | 2 | B | R | b | r |
|  | 0 | 0 | 1 | 1 | 3 | ( $\mathrm{TC}_{3}$ )ETX | $\mathrm{DC}_{3}$ | \# | 3 | C | S | c | s |
|  | 0 | 1 | 0 | 0 | 4 | (TC4)EOT | DCa | \$ | 4 | D | T | d | $t$ |
|  | 0 | 1 | 0 | 1 | 5 | (TC5) ENQ | (TCs) NAK | \% | 5 | E | U | e | $u$ |
|  | 0 | 1 | 1 | 0 | 6 | (TC6)ACK | (TC9)SYN | \& | 6 | F | V | $f$ | $v$ |
|  | 0 | 1 | 1 | 1 | 7 | BEL | (TC ${ }_{10}$ )ETB | , | 7 | G | W | g | w |
|  | 1 | 0 | 0 | 0 | 8 | FEo(BS) | CAN | 1 | 8 | H | X | h | x |
|  | 1 | 0 | 0 | 1 | 9 | FE1(HT) | EM | ) | 9 | 1 | Y | i | V |
|  | 1 | 0 | 1 | 0 | 10 | $\mathrm{FE}_{2}(\mathrm{LF} / \mathrm{NL}$ ) | SUB | * | : | $J$ | Z | j | 2 |
|  | 1 | 0 | 1 | 1 | 11 | $\mathrm{FE}_{3}(\mathrm{VT})$ | ESC | + | ; | K | 1 | k | 1 |
|  | 1 | 1 | 0 | 0 | 12 | $\mathrm{FE}_{4}(\mathrm{FF})$ | $\mathrm{IS}_{4}(\mathrm{FS})$ | , | < | L | $\backslash$ | 1 | 1 |
|  | 1 | 1 | 0 | 1 | 13 | FEs (CR) | $\mathrm{IS}_{3}$ (GS) | - | = | M | ] | m | 1 |
|  | 1 | 1 | 1 | 0 | 14 | So | IS2(RS) | . | $>$ | N | $\wedge$ | n | $\sim$ |
|  | 1 | 1 | 1 | 1 | 15 | SI | ISIUS) | 1 | ? | 0 | - | $\bigcirc$ | DEL |

ASCII Codes (Control codes)

|  |  |
| :--- | :--- |
| NUL | (Blank) |
| SOH | (Start of Heading) |
| STX | (Start of Text) |
| ETX | (End of Text) |
| EOT | (End of Transmission) |
| ENQ | (Enquiry) |
| ACK | (Acknowledge <Positive〉) |
| BEL | (Bell) |
| BS | (Backspace) |
| HT | (Horizontal Tabulation) |
| LF | (Line Feed) |
| VT | (Vertical Tabulation) |
| FF | (Form Feed) |
| CR | (Carriage Return) |
| SO | (Shift Out) |
| SI | (Shift In) |
| DLE | (Data Link Escape) |
| DC1 | (Device Control 1) |
| DC2 | (Device Control 2) |
| DC3 | (Device Control 3) |
| DC4 | (Device Control 4-Stop) |
| NAK | (Negative Acknowledge) |
| SYN | (Synchronous Idle) |
| ETB | (End of Transmission Block) |
| CNA | (Cancel) |
| EM | (End of Medium) |
| SUB | (Substitute Character) |
| ESC | (Escape) |
| FS | (File Separator) |
| GS | (Group Separator) |
| RS | (Record Separator) |
| US | (Unit Separator) |
| SP | (Space) |
| DEL | (Delete/Rubout) |
|  |  |

## APPENDIX 5 Formats of Program Sheets

Sheet format 1-1


Sheet format 1-2


Sheet format 1-3

| MELSEC-A |
| :---: | :---: | :---: | :---: |
| CODING SHEET |$\quad$| CHECKED <br> BY | PREPARED <br> BY |
| :---: | :---: | :---: |
|  |  |


| Step Number |  |  |  |  | Instruction |  |  |  | Device |  |  |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 2 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 3 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 4 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 5 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 6 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 7 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 8 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 9 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 2 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 3 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 4 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 5 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 6 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 7 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 8 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 9 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 2 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 3 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 4 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 5 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 6 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 7 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 8 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 9 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |

Sheet format 1-4


|  | Signal | Description |  | Signal | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 2 |  |  |
| 1 |  |  | 3 |  |  |
| 2 |  |  | 4 |  |  |
| 3 |  |  | 5 |  |  |
| 4 |  |  | 6 |  |  |
| 5 |  |  | 7 |  |  |
| 6 |  |  | 8 |  |  |
| 7 |  |  | 9 |  |  |
| 8 |  |  | 0 |  |  |
| 9 |  |  | 1 |  |  |
| 0 |  |  | 2 |  |  |
| 1 |  |  | 3 |  |  |
| 2 |  |  | 4 |  |  |
| 3 |  |  | 5 |  |  |
| 4 |  |  | 6 |  |  |
| 5 |  |  | 7 |  |  |
| 6 |  |  | 8 |  |  |
| 7 |  |  | 9 |  |  |
| 8 |  |  | 0 |  |  |
| 9 |  |  | 1 |  |  |
| 0 |  |  | 2 |  |  |
| 1 |  |  | 3 |  |  |
| 2 |  |  | 4 |  |  |
| 3 |  |  | 5 |  |  |
| 4 |  |  | 6 |  |  |
| 5 |  |  | 7 |  |  |
| 6 |  |  | 8 |  |  |
| 7 |  |  | 9 |  |  |
| 8 |  |  |  |  |  |
| 9 |  |  |  |  |  |
| 0 |  |  |  |  |  |
| 1 |  |  |  |  |  |

Sheet format 1-5


|  | $\begin{array}{c\|} \hline \text { Data } \\ (16 \text { bits } / \text { data }) \end{array}$ | Description |
| :---: | :---: | :---: |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |


|  | $\begin{gathered} \text { Data } \\ (16 \text { bits } / \text { data }) \end{gathered}$ | Description |
| :---: | :---: | :---: |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |

## APPENDICES

Sheet format 1-6


| Failure Memory Number | External Failure Name | Failure Type, Condition $\Rightarrow$ Troubleshooting Point |
| :---: | :---: | :---: |
|  |  |  |
| F 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| F 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  | , |
| F 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |

Sheet format 1-7

| MELSEC-A |
| :---: |
| TIMER, COUNTER LIST |$\quad \square \quad$| $\mathbf{C H E C K E D}$ |  |  |
| :---: | :---: | :---: |
| $B Y$ |  | PREPARED <br> $B Y$ |



| $-A-$ | 2-22 | $-\mathrm{D}-$ | 2-19 | $-F-$ | 2-5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANB | 5-5 | $D+(P)$ | 6-13 | FEND | 5-57 |
| AND | 5-2 | $D-(P)$ | 6-13 | FIFR(P) | 7-54 |
| AND $=$ | 6-4 | D*(P) | 6-19 | FIFW(P) | 7-54 |
| AND $<>$ | 6-4 | D/(P) | 6-19 | FMOV(P) | 6-51 |
| AND> | 6-4 | DAND(P) | 7-3 | FOR | 5-49 |
| AND $<=$ | 6-4 | DBCD(P) | 6-39 | FROM(P) | 7-59 |
| AND< | 6-4 | DBIN(P) | 6-42 |  |  |
| AND $>=$ | 6-4 | DB+(P) | 6-25 | $-\mathrm{H}-$ |  |
| ANDD $=$ | 6-6 | DB-(P) | 6-25 | H | 3-3 |
| ANDD<> | 6-6 | DB $*(P)$ | 6-31 |  |  |
| ANDD> | 6-6 | DB/(P) | 6-31 | - 1- |  |
| ANDD $<=$ | 6-6 | DCML (P) | 6-48 | 1 | 2-26 |
| ANDD< | 6-6 | DDEC(P) | 6-36 | INC(P) | 6-34 |
| ANDD> $=$ | 6-6 | DEC(P) | 6-34 | IRET | 5-36 |
| ANI | 5-2 | DECO(P) | 7-42 |  |  |
| ASC | 7-51 | DFRO(P) | 7-59 | - J - |  |
|  |  | Di | 5-36, 5-53 | JMP | 5-30 |
| - B - |  | DINC(P) | 6-36 |  |  |
| B | 2-4 | DIS(P) | 7-48 | - K - |  |
| $B+(P)$ | 6-22 | DMOV(P) | 6-46 | K | 3-3 |
| $B-(P)$ | 6-22 | DOR(P) | 7-7 |  |  |
| $B *(P)$ | 6-28 | DRCL(P) | 7-28 | - L - |  |
| B/(P) | 6-28 | DRCR(P) | 7-26 | L | 2-4 |
| BCD (P) | 6-39 | DROL(P) | 7-28 | LD | 5-2 |
| $\mathrm{BIN}(\mathrm{P})$ | 6-42 | DROR(P) | 7-26 | LDI | 5-2 |
| BMOV(P) | 6-51 | DSFL(P) | 7-35 | LD= | 6-4 |
| BRST(P) | 7-46 | DSFR(P) | 7-35 | LD<> | 6-4 |
| BSET(P) | 7-46 | DSUM(P) | 7-40 | LD> | 6-4 |
| BSFL(P) | 7-33 | DTO(P) | 7-61 | LD $<=$ | 6-4 |
| BSFR(P) | 7-33 | DUTY | 7-96 | LD< | 6-4 |
|  |  | DXCH(P) | 6-54 | LD>= | 6-4 |
| - C - |  | DXNR(P) | 7-15 | LDD= | 6-6 |
| C | 2-11 | DXOR(P) | 7-11 | LDD<> | 6-6 |
| CALL(P) | 5-34 |  |  | LDD> | 6-6 |
| CHG | 5-41 | - E- |  | LDD<= | 6-6 |
| CHK | 5-24, 7-89 | El | 5-36, 5-53 | LDD< | 6-6 |
| CJ | 5-30 | ENCO(P) | 7-42 | LDD $>=$ | 6-6 |
| CLC | 7-93 | END | 5-59 |  |  |
| CML (P) | 6-48 |  |  |  |  |
| COM | 5-51 |  |  |  |  |


| LED | 7-79 | - P - |  | - U - |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LEDA | 7-82 | P | 2-25 | UNI(P) | 7-48 |
| LEDB | 7-82 | PLF | 5-22 |  |  |
| LEDC | 7-79 | PLS | 5-22 | - V - |  |
| LEDR | 7-84 | PR | 7-73 | V | 2-23 |
| LRDP | 7-64 | PRC | 7-73 |  |  |
| LWTP | 7-64 |  |  | - W- |  |
|  |  | - R - |  | W | 2-20 |
| - M - |  | R | 2-21 | WAND(P) | 7-3 |
| M | 2-4, 2-27 | RCL $(\mathrm{P})$ | 7-24 | WDT | 7-87 |
| MC | 5-28 | $\mathrm{RCR}(\mathrm{P})$ | 7-22 | WOR(P) | 7-7 |
| MCR | 5-28 | RET | 5-34 | WXNR(P) | 7-15 |
| MOV(P) | 6-46 | RFRP | 7-68 | WXOR(P) | 7-11 |
| MPS | 5-9 | ROL(P) | 7-24 |  |  |
| MPP | 5-9 | ROR(P) | 7-22 | - X - |  |
| MRD | 5-9 | RST | 5-18 | X | 2-2 |
|  |  | RTOP | 7-68 | $\mathrm{XCH}(\mathrm{P})$ | 6-49 |
| $-\mathrm{N}-$ | 2-24 | - S - |  | - Y - |  |
| NEG(P) | 7-19 | S | 2-4 | Y | 2-2 |
| NEXT | 5-49 | SCJ | 5-30 |  |  |
| NOP | 5-63 | SEG | 5-55, 7-44 | - Z - |  |
|  |  | SER(P) | 7-38 | Z | 2-23 |
| - O - |  | SET | 5-18 |  |  |
| OR | 5-2 | SFL | 7-31 | $t(\mathrm{P})$ | 6-10 |
| ORB | 5-5 | SFR(P) | 7-31 | -(P) | 6-10 |
| ORI | 5-2 | SFT(P) | 5-26 | *(P) | 6-16 |
| $\mathrm{OR}=$ | 6-4 | SLT | 7-89 | /(P) | 6-16 |
| $\mathrm{OR}<>$ | 6-4 | SLTR | 7-89 |  |  |
| OR> | 6-4 | STC | 7-93 |  |  |
| $\mathrm{OR}<=$ | 6-4 | STOP | 5-61 |  |  |
| $\mathrm{OR}<$ | 6-4 | STRA | 7-91 |  |  |
| OR $>=$ | 6-4 | STRAR | 7-91 |  |  |
| ORD= | 6-6 | SUB(P) | 5-39 |  |  |
| ORD<> | 6-6 | SUM(P) | 7-40 |  |  |
| ORD> | 6-6 |  |  |  |  |
| ORD $<=$ | 6-6 | - T - |  |  |  |
| ORD< | 6-6 | T | 2-6 |  |  |
| ORD>= | 6-6 | TO(P) | 7-61 |  |  |
| OUT | 5-14 |  |  |  |  |

## IMPORTANT

The components on the printed circuit boards will be damaged by static electricity, so avoid handling them directly. If it is necessary to handle them take the following precautions.
(1) Ground human body and work bench.
(2) Do not touch the conductive areas of the printed circuit board and its electrical parts with any non-grounded tools etc.

Under no circumstances will Mitsubishi Electric be liable or responsible for any consequential damage that may arise as a result of the installation or use of this equipment.

All examples and diagrams shown in this manual are intended only as an aid to understanding the text, not to guarantee operation. Mitsubishi Electric will accept no responsibility for actual use of the product based on these illustrative examples.

Owing to the very great variety in possible applications of this equipment, you must satisfy yourself as to its suitability for your specific application.


[^0]:    1 CHG instruction executed
    Return to step a).

[^1]:    Execution Condition marked＊in（3）Output instructions： when the device used is $F$（annunciator）． when the other device is used．

[^2]:    There is no restriction on the number of ANBs used

[^3]:    There is no restriction on the number of ORBs used.

[^4]:    Continuous write of ORB is allowable to a maximum of seven instructions (eight blocks). If eight or more instructions are written consecutively, the PC cannot perform proper operation.

